Skip to content

Console Output

Skipping 5,486 KB.. Full Log
 firstprivate(nzt,ngrdcol)
         Generating NVIDIA GPU code
       4386, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       4387,   ! blockidx%x threadidx%x collapsed
   4385, Generating default present(invrs_rho_ds_zt(:ngrdcol,2:nzt-1),gr%invrs_dzt(1:ngrdcol,2:nzt-1),coef_wp4_implicit(:ngrdcol,2:nzt),gr,lhs_ta_wp3(:,:ngrdcol,2:nzt-1),wp2(:ngrdcol,2:nzt),rho_ds_zm(:ngrdcol,2:nzt))
wp3_term_ta_adg1_lhs:
   4570, Generating implicit firstprivate(ngrdcol)
         Generating NVIDIA GPU code
       4571, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       4572,   ! blockidx%x threadidx%x collapsed
   4570, Generating default present(lhs_ta_wp3(:,:ngrdcol,:),gr)
   4593, Generating implicit firstprivate(nzt,ngrdcol)
         Generating NVIDIA GPU code
       4594, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       4595,   ! blockidx%x threadidx%x collapsed
   4593, Generating default present(a3_coef(:ngrdcol,2:nzt),gr%invrs_dzt(1:ngrdcol,2:nzt-1),a1_coef(:ngrdcol,2:nzt),rho_ds_zm(:ngrdcol,2:nzt),invrs_rho_ds_zt(:ngrdcol,2:nzt-1),gr%weights_zt2zm(1:ngrdcol,2:nzt,1:2),gr,lhs_ta_wp3(:,:ngrdcol,2:nzt-1),wp2(:ngrdcol,2:nzt),wp3_on_wp2(:ngrdcol,2:nzt))
   4643, Generating implicit firstprivate(nzt,ngrdcol)
         Generating NVIDIA GPU code
       4644, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       4645,   ! blockidx%x threadidx%x collapsed
   4643, Generating default present(a1_coef(:ngrdcol,2:nzt),lhs_ta_wp3(:,:ngrdcol,2:nzt-1),rho_ds_zt(:ngrdcol,:nzt),invrs_rho_ds_zt(:ngrdcol,2:nzt-1),rho_ds_zm(:ngrdcol,2:nzt),gr%invrs_dzt(1:ngrdcol,2:nzt-1),a3_coef(:ngrdcol,2:nzt),gr,wp3_on_wp2(:ngrdcol,2:nzt),wp2(:ngrdcol,2:nzt))
   4706, Generating implicit firstprivate(nzt,ngrdcol)
         Generating NVIDIA GPU code
       4707, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       4708,   ! blockidx%x threadidx%x collapsed
   4706, Generating default present(a3_coef_zt(:ngrdcol,2:nzt-1),gr%invrs_dzt(1:ngrdcol,2:nzt-1),a1_coef_zt(:ngrdcol,2:nzt-1),rho_ds_zm(:ngrdcol,2:nzt),invrs_rho_ds_zt(:ngrdcol,2:nzt-1),gr%weights_zt2zm(1:ngrdcol,2:nzt,1:2),gr,lhs_ta_wp3(:,:ngrdcol,2:nzt-1),wp3_on_wp2(:ngrdcol,2:nzt),wp2(:ngrdcol,2:nzt))
wp3_term_tp_lhs:
   4869, Generating implicit firstprivate(ngrdcol)
         Generating NVIDIA GPU code
       4870, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
       4871, !$acc loop seq
   4869, Generating default present(lhs_tp_wp3(:,:ngrdcol,:),gr)
   4870, Generating implicit firstprivate(i)
   4871, Loop is parallelizable
   4881, Generating implicit firstprivate(nzt,ngrdcol)
         Generating NVIDIA GPU code
       4882, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       4883,   ! blockidx%x threadidx%x collapsed
   4881, Generating default present(invrs_rho_ds_zt(:ngrdcol,2:nzt-1),gr%invrs_dzt(1:ngrdcol,2:nzt-1),lhs_tp_wp3(:,:ngrdcol,2:nzt-1),wp2(:ngrdcol,2:nzt),rho_ds_zm(:ngrdcol,2:nzt),coef_wp3_tp(:ngrdcol),gr)
wp3_terms_ac_pr2_lhs:
   4996, Generating implicit firstprivate(ngrdcol)
         Generating NVIDIA GPU code
       4997, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
   4996, Generating default present(lhs_ac_pr2_wp3(:ngrdcol,:),gr)
   5006, Generating implicit firstprivate(nzt,ngrdcol)
         Generating NVIDIA GPU code
       5007, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       5008,   ! blockidx%x threadidx%x collapsed
   5006, Generating default present(gr%invrs_dzt(1:ngrdcol,2:nzt-1),c11_skw_fnc(:ngrdcol,2:nzt-1),gr,wm_zm(:ngrdcol,2:nzt),lhs_ac_pr2_wp3(:ngrdcol,2:nzt-1))
wp3_term_pr1_lhs:
   5115, Generating implicit firstprivate(ngrdcol)
         Generating NVIDIA GPU code
       5116, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
   5115, Generating default present(gr,lhs_pr1_wp3(:ngrdcol,:))
   5126, Generating implicit firstprivate(nzt,ngrdcol)
         Generating NVIDIA GPU code
       5127, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       5128,   ! blockidx%x threadidx%x collapsed
   5126, Generating default present(invrs_tau_wp3_zt(:ngrdcol,2:nzt-1),c8b(:ngrdcol),c8(:ngrdcol),skw_zt(:ngrdcol,2:nzt-1),lhs_pr1_wp3(:ngrdcol,2:nzt-1))
   5137, Generating implicit firstprivate(nzt,ngrdcol)
         Generating NVIDIA GPU code
       5138, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       5139,   ! blockidx%x threadidx%x collapsed
   5137, Generating default present(invrs_tau_wp3_zt(:ngrdcol,2:nzt-1),c8(:ngrdcol),skw_zt(:ngrdcol,2:nzt-1),lhs_pr1_wp3(:ngrdcol,2:nzt-1),c8b(:ngrdcol))
wp3_term_ta_explicit_rhs:
   5240, Generating implicit firstprivate(ngrdcol)
         Generating NVIDIA GPU code
       5241, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
   5240, Generating default present(gr,rhs_ta_wp3(:ngrdcol,:))
   5250, Generating implicit firstprivate(nzt,ngrdcol)
         Generating NVIDIA GPU code
       5251, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       5252,   ! blockidx%x threadidx%x collapsed
   5250, Generating default present(rho_ds_zm(:ngrdcol,2:nzt),gr%invrs_dzt(1:ngrdcol,2:nzt-1),gr,invrs_rho_ds_zt(:ngrdcol,2:nzt-1),wp4(:ngrdcol,2:nzt),rhs_ta_wp3(:ngrdcol,2:nzt-1))
wp3_terms_bp1_pr2_rhs:
   5326, Generating implicit firstprivate(ngrdcol)
         Generating NVIDIA GPU code
       5327, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
   5326, Generating default present(gr,rhs_bp1_pr2_wp3(:ngrdcol,:))
   5336, Generating implicit firstprivate(nzt,ngrdcol)
         Generating NVIDIA GPU code
       5337, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       5338,   ! blockidx%x threadidx%x collapsed
   5336, Generating default present(c11_skw_fnc(:ngrdcol,2:nzt-1),rhs_bp1_pr2_wp3(:ngrdcol,2:nzt-1),thv_ds_zt(:ngrdcol,2:nzt-1),wp2thvp(:ngrdcol,2:nzt-1))
wp3_term_pr_turb_rhs:
   5424, Generating implicit firstprivate(ngrdcol)
         Generating NVIDIA GPU code
       5425, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
   5424, Generating default present(gr,rhs_pr_turb_wp3(:ngrdcol,:))
   5435, Generating implicit firstprivate(nzt,ngrdcol)
         Generating NVIDIA GPU code
       5436, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       5437,   ! blockidx%x threadidx%x collapsed
   5435, Generating default present(kh_zt(:ngrdcol,2:nzt-1),gr%invrs_dzt(1:ngrdcol,2:nzt-1),dvm_dz(:ngrdcol,2:nzt),gr,upwp(:ngrdcol,2:nzt),dum_dz(:ngrdcol,2:nzt),thv_ds_zt(:ngrdcol,2:nzt-1),c_wp3_pr_turb(:ngrdcol),rhs_pr_turb_wp3(:ngrdcol,2:nzt-1),wpthvp(:ngrdcol,2:nzt),vpwp(:ngrdcol,2:nzt))
   5449, Generating implicit firstprivate(nzt,ngrdcol)
         Generating NVIDIA GPU code
       5450, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       5451,   ! blockidx%x threadidx%x collapsed
   5449, Generating default present(rho_ds_zm(:ngrdcol,2:nzt),gr%invrs_dzt(1:ngrdcol,2:nzt-1),em(:ngrdcol,2:nzt),gr,invrs_rho_ds_zt(:ngrdcol,2:nzt-1),wp2(:ngrdcol,2:nzt),rhs_pr_turb_wp3(:ngrdcol,2:nzt-1),c_wp3_pr_turb(:ngrdcol))
wp3_term_pr_dfsn_rhs:
   5541, Generating create(wp2uip2(:,:),wp2_uip2(:,:)) [if not already present]
   5543, Generating implicit firstprivate(nzm,ngrdcol)
         Generating NVIDIA GPU code
       5544, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       5545,   ! blockidx%x threadidx%x collapsed
   5543, Generating default present(up2(:ngrdcol,:nzm),vp2(:ngrdcol,:nzm),wp2(:ngrdcol,:nzm),wp2up2(:ngrdcol,:nzm),wp2vp2(:ngrdcol,:nzm),wp4(:ngrdcol,:nzm))
   5552, Generating implicit firstprivate(ngrdcol)
         Generating NVIDIA GPU code
       5553, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
   5552, Generating default present(rhs_pr_dfsn_wp3(:ngrdcol,:),gr)
   5561, Generating implicit firstprivate(nzt,ngrdcol)
         Generating NVIDIA GPU code
       5562, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       5563,   ! blockidx%x threadidx%x collapsed
   5561, Generating default present(rhs_pr_dfsn_wp3(:ngrdcol,2:nzt-1),rho_ds_zm(:ngrdcol,2:nzt),gr%invrs_dzt(1:ngrdcol,2:nzt-1),c_wp3_pr_dfsn(:ngrdcol),gr,invrs_rho_ds_zt(:ngrdcol,2:nzt-1))
wp3_term_pr1_rhs:
   5666, Generating implicit firstprivate(ngrdcol)
         Generating NVIDIA GPU code
       5667, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
   5666, Generating default present(gr,rhs_pr1_wp3(:ngrdcol,:))
   5677, Generating implicit firstprivate(ngrdcol,nzt)
         Generating NVIDIA GPU code
       5678, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       5679,   ! blockidx%x threadidx%x collapsed
   5677, Generating default present(invrs_tau_wp3_zt(:ngrdcol,2:nzt-1),c8b(:ngrdcol),c8(:ngrdcol),rhs_pr1_wp3(:ngrdcol,2:nzt-1),skw_zt(:ngrdcol,2:nzt-1),wp3(:ngrdcol,2:nzt-1))
   5686, Generating implicit firstprivate(nzt,ngrdcol)
         Generating NVIDIA GPU code
       5687, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       5688,   ! blockidx%x threadidx%x collapsed
   5686, Generating default present(invrs_tau_wp3_zt(:ngrdcol,2:nzt-1),c8(:ngrdcol),rhs_pr1_wp3(:ngrdcol,2:nzt-1),c8b(:ngrdcol),wp3(:ngrdcol,2:nzt-1),skw_zt(:ngrdcol,2:nzt-1))
  Timing stats:
    init                  1690 millisecs    42%
    upper                 1370 millisecs    34%
    expand                  40 millisecs     1%
    opt2b                   10 millisecs     0%
    carry                   70 millisecs     1%
    opt2d                   20 millisecs     0%
    optimize                20 millisecs     0%
    schedule               540 millisecs    13%
    assemble               230 millisecs     5%
    Total time            3990 millisecs
  Timing stats:
    init                    30 millisecs    17%
    upper                   30 millisecs    17%
    expand                  10 millisecs     5%
    carry                   30 millisecs    17%
    opt2d                   10 millisecs     5%
    optimize                10 millisecs     5%
    schedule                40 millisecs    23%
    assemble                10 millisecs     5%
    Total time             170 millisecs
  Timing stats:
    init                    40 millisecs    40%
    upper                   40 millisecs    40%
    carry                   10 millisecs    10%
    optimize                10 millisecs    10%
    Total time             100 millisecs
  Timing stats:
    init                    20 millisecs    20%
    upper                   20 millisecs    20%
    expand                  10 millisecs    10%
    carry                   10 millisecs    10%
    optimize                10 millisecs    10%
    schedule                20 millisecs    20%
    assemble                10 millisecs    10%
    Total time             100 millisecs
  Timing stats:
    init                   170 millisecs    32%
    upper                  180 millisecs    34%
    expand                  10 millisecs     1%
    carry                   30 millisecs     5%
    optimize                10 millisecs     1%
    schedule               100 millisecs    19%
    assemble                20 millisecs     3%
    Total time             520 millisecs
  Timing stats:
    init                    10 millisecs    10%
    upper                   10 millisecs    10%
    expand                  10 millisecs    10%
    opt2c                   10 millisecs    10%
    carry                   10 millisecs    10%
    schedule                40 millisecs    40%
    assemble                10 millisecs    10%
    Total time             100 millisecs
  Timing stats:
    init                    20 millisecs    40%
    upper                   10 millisecs    20%
    expand                  10 millisecs    20%
    pfo                     10 millisecs    20%
    Total time              50 millisecs
  Timing stats:
    init                    80 millisecs    26%
    upper                   80 millisecs    26%
    expand                  10 millisecs     3%
    carry                   50 millisecs    16%
    optimize                30 millisecs    10%
    schedule                50 millisecs    16%
    Total time             300 millisecs
  Timing stats:
    init                    30 millisecs    50%
    upper                   20 millisecs    33%
    optimize                10 millisecs    16%
    Total time              60 millisecs
  Timing stats:
    init                    40 millisecs    57%
    upper                   20 millisecs    28%
    schedule                10 millisecs    14%
    Total time              70 millisecs
  Timing stats:
    init                    30 millisecs    60%
    upper                   20 millisecs    40%
    Total time              50 millisecs
  Timing stats:
    init                    40 millisecs    40%
    upper                   30 millisecs    30%
    carry                   20 millisecs    20%
    schedule                10 millisecs    10%
    Total time             100 millisecs
  Timing stats:
    init                    20 millisecs    18%
    expand                  10 millisecs     9%
    carry                   40 millisecs    36%
    optimize                20 millisecs    18%
    schedule                20 millisecs    18%
    Total time             110 millisecs
  Timing stats:
    init                   110 millisecs    37%
    upper                  100 millisecs    34%
    expand                  10 millisecs     3%
    carry                   30 millisecs    10%
    optimize                10 millisecs     3%
    schedule                20 millisecs     6%
    assemble                10 millisecs     3%
    Total time             290 millisecs
  Timing stats:
    init                    10 millisecs    25%
    upper                   10 millisecs    25%
    schedule                20 millisecs    50%
    Total time              40 millisecs
  Timing stats:
    init                    20 millisecs    25%
    upper                   20 millisecs    25%
    carry                   10 millisecs    12%
    schedule                30 millisecs    37%
    Total time              80 millisecs
  Timing stats:
    init                    20 millisecs    20%
    upper                   20 millisecs    20%
    carry                   20 millisecs    20%
    opt2d                   10 millisecs    10%
    schedule                30 millisecs    30%
    Total time             100 millisecs
  Timing stats:
    init                    40 millisecs    21%
    upper                   50 millisecs    26%
    opt2a                   10 millisecs     5%
    optimize                20 millisecs    10%
    schedule                70 millisecs    36%
    Total time             190 millisecs
  Timing stats:
    init                    50 millisecs    10%
    upper                   80 millisecs    17%
    expand                  50 millisecs    10%
    carry                  130 millisecs    27%
    opt2d                   10 millisecs     2%
    optimize                30 millisecs     6%
    schedule               120 millisecs    25%
    Total time             470 millisecs
  Timing stats:
    init                    20 millisecs     9%
    upper                   30 millisecs    13%
    expand                  10 millisecs     4%
    opt2b                   10 millisecs     4%
    carry                   60 millisecs    27%
    optimize                10 millisecs     4%
    schedule                70 millisecs    31%
    assemble                10 millisecs     4%
    Total time             220 millisecs
  Timing stats:
    init                   110 millisecs    35%
    upper                  120 millisecs    38%
    expand                  10 millisecs     3%
    carry                   20 millisecs     6%
    optimize                10 millisecs     3%
    schedule                40 millisecs    12%
    Total time             310 millisecs
  Timing stats:
    init                   180 millisecs    33%
    upper                  130 millisecs    24%
    carry                   40 millisecs     7%
    opt2d                   10 millisecs     1%
    optimize                40 millisecs     7%
    schedule               130 millisecs    24%
    assemble                10 millisecs     1%
    Total time             540 millisecs
  Timing stats:
    init                    30 millisecs    18%
    upper                   20 millisecs    12%
    expand                  10 millisecs     6%
    carry                   20 millisecs    12%
    optimize                10 millisecs     6%
    schedule                70 millisecs    43%
    Total time             160 millisecs
  Timing stats:
    init                    10 millisecs     6%
    upper                   10 millisecs     6%
    expand                  20 millisecs    13%
    carry                   40 millisecs    26%
    optimize                10 millisecs     6%
    schedule                60 millisecs    40%
    Total time             150 millisecs
  Timing stats:
    init                    50 millisecs    31%
    upper                   20 millisecs    12%
    carry                   50 millisecs    31%
    optimize                20 millisecs    12%
    schedule                20 millisecs    12%
    Total time             160 millisecs
  Timing stats:
    init                    30 millisecs    14%
    upper                   50 millisecs    23%
    carry                   50 millisecs    23%
    opt2d                   10 millisecs     4%
    optimize                10 millisecs     4%
    schedule                60 millisecs    28%
    Total time             210 millisecs
  Timing stats:
    init                    10 millisecs    25%
    carry                   10 millisecs    25%
    schedule                20 millisecs    50%
    Total time              40 millisecs
  Timing stats:
    init                    10 millisecs    11%
    upper                   10 millisecs    11%
    expand                  10 millisecs    11%
    carry                   10 millisecs    11%
    optimize                10 millisecs    11%
    schedule                30 millisecs    33%
    assemble                10 millisecs    11%
    Total time              90 millisecs
  Timing stats:
    Total time               0 millisecs
  Timing stats:
    Total time               0 millisecs
  Timing stats:
    init                    50 millisecs     6%
    upper                  110 millisecs    14%
    expand                  40 millisecs     5%
    opt2b                   10 millisecs     1%
    carry                  230 millisecs    30%
    opt2d                   20 millisecs     2%
    optimize                80 millisecs    10%
    schedule               220 millisecs    28%
    Total time             760 millisecs
  Timing stats:
    upper                   10 millisecs    50%
    expand                  10 millisecs    50%
    Total time              20 millisecs
  Timing stats:
    init                    20 millisecs    33%
    upper                   20 millisecs    33%
    carry                   10 millisecs    16%
    schedule                10 millisecs    16%
    Total time              60 millisecs
  Timing stats:
    Total time               0 millisecs
  Timing stats:
    init                    10 millisecs    16%
    upper                   10 millisecs    16%
    expand                  10 millisecs    16%
    carry                   10 millisecs    16%
    schedule                20 millisecs    33%
    Total time              60 millisecs
  Timing stats:
    init                    10 millisecs    10%
    upper                   30 millisecs    30%
    expand                  10 millisecs    10%
    optimize                20 millisecs    20%
    schedule                30 millisecs    30%
    Total time             100 millisecs
  Timing stats:
    init                    60 millisecs    31%
    upper                   50 millisecs    26%
    expand                  10 millisecs     5%
    carry                   20 millisecs    10%
    optimize                10 millisecs     5%
    schedule                30 millisecs    15%
    assemble                10 millisecs     5%
    Total time             190 millisecs
  Timing stats:
    init                    70 millisecs    25%
    upper                   50 millisecs    18%
    expand                  20 millisecs     7%
    carry                   40 millisecs    14%
    schedule                90 millisecs    33%
    Total time             270 millisecs
  Timing stats:
    init                    90 millisecs    39%
    upper                   60 millisecs    26%
    carry                   20 millisecs     8%
    optimize                10 millisecs     4%
    schedule                20 millisecs     8%
    assemble                30 millisecs    13%
    Total time             230 millisecs
  Timing stats:
    init                    40 millisecs    33%
    upper                   30 millisecs    25%
    expand                  30 millisecs    25%
    carry                   10 millisecs     8%
    schedule                10 millisecs     8%
    Total time             120 millisecs
  Timing stats:
    init                    10 millisecs    33%
    upper                   20 millisecs    66%
    Total time              30 millisecs
  Timing stats:
    init                    30 millisecs    25%
    upper                   20 millisecs    16%
    opt2c                   10 millisecs     8%
    carry                   10 millisecs     8%
    schedule                40 millisecs    33%
    assemble                10 millisecs     8%
    Total time             120 millisecs
  Timing stats:
    init                    20 millisecs    15%
    upper                  110 millisecs    84%
    Total time             130 millisecs
  Timing stats:
    init                   100 millisecs     6%
    upper                   60 millisecs     4%
    expand                  10 millisecs     0%
    pfo                    130 millisecs     9%
    accel                  330 millisecs    22%
    opt2b                   10 millisecs     0%
    carry                  360 millisecs    25%
    opt2d                   10 millisecs     0%
    optimize                70 millisecs     4%
    schedule               330 millisecs    22%
    assemble                30 millisecs     2%
    Total time            1440 millisecs
  Timing stats:
    init                    50 millisecs    50%
    upper                   20 millisecs    20%
    opt2c                   10 millisecs    10%
    carry                   10 millisecs    10%
    schedule                10 millisecs    10%
    Total time             100 millisecs
  Timing stats:
    init                   640 millisecs    42%
    upper                  520 millisecs    34%
    expand                  30 millisecs     1%
    opt2a                   10 millisecs     0%
    carry                   60 millisecs     3%
    optimize                20 millisecs     1%
    schedule               150 millisecs     9%
    assemble                80 millisecs     5%
    Total time            1510 millisecs
advance_clubb_core:
    678, Generating enter data create(lhs_splat_wp2(:,:),invrs_tau_zt(:,:),tau_max_zm(:,:),stability_correction(:,:),brunt_vaisala_freq_sqd_mixed(:,:),brunt_vaisala_freq_sqd(:,:),brunt_vaisala_freq_sqd_smth(:,:),invrs_tau_c6_zm(:,:),invrs_tau_xp2_zm(:,:),em_zt(:,:),invrs_tau_c1_zm(:,:),invrs_tau_wp3_zt(:,:),invrs_tau_c14_zm(:,:),invrs_tau_c4_zm(:,:),sigma_sqd_w_zt(:,:),mixt_frac_zm(:,:),lscale_zm(:,:),varnce_w_1_zm(:,:),thvm(:,:),w_1_zm(:,:),varnce_w_2_zm(:,:),em(:,:),sigma_sqd_w(:,:),rtm_before(:,:),tau_max_zt(:,:),ddzt_umvm_sqd(:,:),lhs_splat_wp3(:,:),lscale_up(:,:),lscale_down(:,:),wprtp2(:,:),w_2_zm(:,:),wprtpthlp(:,:),tau_zm(:,:),rcp2_zt(:,:),cx_fnc_richardson(:,:),thlm_before(:,:),wpthlp2(:,:))
    693, Generating enter data create(wpsclrprtp(:,:,:),wpsclrp2(:,:,:),wp2sclrp(:,:,:),wpsclrpthlp(:,:,:))
    697, Generating enter data create(wpedsclrp(:,:,:))
    738, Generating implicit firstprivate(ngrdcol,nzt)
         Generating NVIDIA GPU code
        739, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
        740,   ! blockidx%x threadidx%x collapsed
    738, Generating default present(thlm_before(:ngrdcol,:nzt),thlm(:ngrdcol,:nzt),rtm_before(:ngrdcol,:nzt),rtm(:ngrdcol,:nzt))
    747, Generating update self(wp2(:,:),upwp(:,:),thlp2(:,:),rtpthlp(:,:),rfrzm(:,:),rtp2(:,:),thlm(:,:),rtm(:,:),vp2(:,:),up2(:,:),wpthlp(:,:),wprtp(:,:),wp3(:,:),um(:,:),vm(:,:),vpwp(:,:))
    884, Generating implicit firstprivate(nzt,ngrdcol)
         Generating NVIDIA GPU code
        885, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
        886,   ! blockidx%x threadidx%x collapsed
    884, Generating default present(sigma_sqd_w_zt(:ngrdcol,:nzt))
    893, Generating update self(sigma_sqd_w_zt(:,:))
    905, Generating implicit firstprivate(nzm,ngrdcol)
         Generating NVIDIA GPU code
        906, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
        907,   ! blockidx%x threadidx%x collapsed
    905, Generating default present(wp2(:ngrdcol,:nzm),em(:ngrdcol,:nzm))
    913, Generating implicit firstprivate(nzm,ngrdcol)
         Generating NVIDIA GPU code
        914, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
        915,   ! blockidx%x threadidx%x collapsed
    913, Generating default present(up2(:ngrdcol,:nzm),wp2(:ngrdcol,:nzm),vp2(:ngrdcol,:nzm),em(:ngrdcol,:nzm))
    923, Generating implicit firstprivate(nzm,ngrdcol)
         Generating NVIDIA GPU code
        924, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
        925,   ! blockidx%x threadidx%x collapsed
    923, Generating default present(mixt_frac_zm(:ngrdcol,:nzm),pdf_params_zm,varnce_w_1_zm(:ngrdcol,:nzm),pdf_params_zm%varnce_w_1(1:ngrdcol,1:nzm),pdf_params_zm%w_2(1:ngrdcol,1:nzm),pdf_params_zm%mixt_frac(1:ngrdcol,1:nzm),w_2_zm(:ngrdcol,:nzm),w_1_zm(:ngrdcol,:nzm),pdf_params_zm%w_1(1:ngrdcol,1:nzm),varnce_w_2_zm(:ngrdcol,:nzm),pdf_params_zm%varnce_w_2(1:ngrdcol,1:nzm))
    943, Generating update self(exner(:,:),thlm(:,:),rtm(:,:),p_in_pa(:,:),rcm(:,:))
   1027, Generating implicit firstprivate(nzm,ngrdcol)
         Generating NVIDIA GPU code
       1028, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       1029,   ! blockidx%x threadidx%x collapsed
   1027, Generating default present(invrs_tau_c1_zm(:ngrdcol,:nzm),invrs_tau_c6_zm(:ngrdcol,:nzm),stability_correction(:ngrdcol,:nzm),invrs_tau_zm(:ngrdcol,:nzm))
   1048, Generating implicit firstprivate(ngrdcol,nzt)
         Generating NVIDIA GPU code
       1049, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       1050,   ! blockidx%x threadidx%x collapsed
   1048, Generating default present(em_zt(:ngrdcol,:nzt),lscale(:ngrdcol,:nzt),kh_zt(:ngrdcol,:nzt),clubb_params(:ngrdcol,37))
   1056, Generating implicit firstprivate(nzm,ngrdcol)
         Generating NVIDIA GPU code
       1057, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       1058,   ! blockidx%x threadidx%x collapsed
   1056, Generating default present(em(:ngrdcol,:nzm),lscale_zm(:ngrdcol,:nzm),kh_zm(:ngrdcol,:nzm),clubb_params(:ngrdcol,37))
   1120, Generating implicit firstprivate(nzm,ngrdcol)
         Generating NVIDIA GPU code
       1121, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       1122,   ! blockidx%x threadidx%x collapsed
   1120, Generating default present(cx_fnc_richardson(:ngrdcol,:nzm))
   1514, Generating implicit firstprivate(nzt,ngrdcol)
         Generating NVIDIA GPU code
       1515, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       1516,   ! blockidx%x threadidx%x collapsed
   1514, Generating default present(rcp2_zt(:ngrdcol,:nzt),qclvar(:ngrdcol,:nzt))
   1557, Generating update self(wp2(:,:),up2(:,:),thlp2(:,:),rtpthlp(:,:),rtp2(:,:),thlm(:,:),rtm(:,:),wprtp(:,:),wp3(:,:),um(:,:),vm(:,:),vp2(:,:),wpthlp(:,:))
   1577, Generating update self(vpwp(:,:),upwp(:,:))
   1611, Generating exit data delete(wpsclrprtp(:,:,:),wpsclrp2(:,:,:),wp2sclrp(:,:,:),wpsclrpthlp(:,:,:))
   1615, Generating exit data delete(wpedsclrp(:,:,:))
   1618, Generating exit data delete(lhs_splat_wp2(:,:),invrs_tau_zt(:,:),tau_max_zm(:,:),stability_correction(:,:),brunt_vaisala_freq_sqd_mixed(:,:),brunt_vaisala_freq_sqd(:,:),brunt_vaisala_freq_sqd_smth(:,:),invrs_tau_c6_zm(:,:),invrs_tau_xp2_zm(:,:),em_zt(:,:),invrs_tau_c1_zm(:,:),invrs_tau_wp3_zt(:,:),invrs_tau_c14_zm(:,:),invrs_tau_c4_zm(:,:),sigma_sqd_w_zt(:,:),mixt_frac_zm(:,:),lscale_zm(:,:),varnce_w_1_zm(:,:),thvm(:,:),w_1_zm(:,:),varnce_w_2_zm(:,:),em(:,:),sigma_sqd_w(:,:),rtm_before(:,:),tau_zm(:,:),rcp2_zt(:,:),cx_fnc_richardson(:,:),tau_max_zt(:,:),ddzt_umvm_sqd(:,:),lhs_splat_wp3(:,:),lscale_up(:,:),lscale_down(:,:),wprtp2(:,:),w_2_zm(:,:),wpthlp2(:,:),wprtpthlp(:,:),thlm_before(:,:))
set_sfc_value_of_flux_profiles:
   1725, Generating implicit firstprivate(ngrdcol)
         Generating NVIDIA GPU code
       1726, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
   1725, Generating default present(wpthlp_sfc(:ngrdcol),wpthlp(:ngrdcol,gr%k_lb_zm),wprtp_sfc(:ngrdcol),wprtp(:ngrdcol,gr%k_lb_zm),vpwp_sfc(:ngrdcol),upwp(:ngrdcol,gr%k_lb_zm),gr,vpwp(:ngrdcol,gr%k_lb_zm),upwp_sfc(:ngrdcol))
   1735, Generating implicit firstprivate(ngrdcol)
         Generating NVIDIA GPU code
       1736, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
   1735, Generating default present(upwp_pert(:ngrdcol,gr%k_lb_zm),gr,vpwp_pert(:ngrdcol,gr%k_lb_zm),vpwp_sfc_pert(:ngrdcol),upwp_sfc_pert(:ngrdcol))
   1745, Generating implicit firstprivate(sclr_dim,ngrdcol)
         Generating NVIDIA GPU code
       1746, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       1747,   ! blockidx%x threadidx%x collapsed
   1745, Generating default present(gr,wpsclrp_sfc(:ngrdcol,:sclr_dim),wpsclrp(:ngrdcol,gr%k_lb_zm,:sclr_dim))
   1758, Generating implicit firstprivate(edsclr_dim,ngrdcol)
         Generating NVIDIA GPU code
       1759, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       1760,   ! blockidx%x threadidx%x collapsed
   1758, Generating default present(gr,wpedsclrp_sfc(:ngrdcol,:edsclr_dim),wpedsclrp(:ngrdcol,gr%k_lb_zm,:edsclr_dim))
   1769, Generating implicit firstprivate(ngrdcol)
         Generating NVIDIA GPU code
       1770, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
   1769, Generating default present(wpthlp(:ngrdcol,gr%k_lb_zm),wprtp(:ngrdcol,gr%k_lb_zm),vpwp(:ngrdcol,gr%k_lb_zm),gr,upwp(:ngrdcol,gr%k_lb_zm))
   1780, Generating implicit firstprivate(sclr_dim,ngrdcol)
         Generating NVIDIA GPU code
       1781, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       1782,   ! blockidx%x threadidx%x collapsed
   1780, Generating default present(wpsclrp(:ngrdcol,gr%k_lb_zm,:sclr_dim),gr)
   1793, Generating implicit firstprivate(ngrdcol,edsclr_dim)
         Generating NVIDIA GPU code
       1794, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       1795,   ! blockidx%x threadidx%x collapsed
   1793, Generating default present(wpedsclrp(:ngrdcol,gr%k_lb_zm,:edsclr_dim),gr)
  Timing stats:
    init                    20 millisecs     5%
    upper                   30 millisecs     7%
    expand                  10 millisecs     2%
    pfo                     20 millisecs     5%
    accel                   60 millisecs    15%
    opt2b                   10 millisecs     2%
    carry                  110 millisecs    28%
    optimize                20 millisecs     5%
    schedule               100 millisecs    26%
    Total time             380 millisecs
  Timing stats:
    init                    80 millisecs    53%
    upper                   50 millisecs    33%
    schedule                10 millisecs     6%
    assemble                10 millisecs     6%
    Total time             150 millisecs
advance_clubb_core_api_single_col:
   1120, Generating copyin(fcor_col(:),gr%weights_zt2zm(:,:,:),gr%zm(:,:),gr,gr%dzm(:,:),gr%invrs_dzm(:,:),gr%dzt(:,:),gr%weights_zm2zt(:,:,:),gr%invrs_dzt(:,:)) [if not already present]
         Generating copyout(lscale_col(:,:)) [if not already present]
         Generating copyin(nu_vert_res_dep%nu10(:),nu_vert_res_dep%nu8(:),nu_vert_res_dep,nu_vert_res_dep%nu6(:),nu_vert_res_dep%nu1(:),nu_vert_res_dep%nu2(:)) [if not already present]
         Generating copy(rtpthvp_col(:,:)) [if not already present]
         Generating copyout(cloudy_updraft_frac_col(:,:)) [if not already present]
         Generating copy(exner_col(:,:)) [if not already present]
         Generating copyin(sclr_idx) [if not already present]
         Generating copy(thlm_col(:,:),rtm_col(:,:),um_col(:,:),vm_col(:,:),wprtp_col(:,:),wpthlp_col(:,:),rtp2_col(:,:),thlp2_col(:,:),rtpthlp_col(:,:)) [if not already present]
         Generating copyout(w_up_in_cloud_col(:,:)) [if not already present]
         Generating copyin(wm_zm_col(:,:),rho_ds_zt_col(:,:),rfrzm_col(:,:),rho_col(:,:),rho_ds_zm_col(:,:)) [if not already present]
         Generating copy(ice_supersat_frac_col(:,:)) [if not already present]
         Generating copyin(invrs_rho_ds_zm_col(:,:)) [if not already present]
         Generating copy(thlpthvp_col(:,:)) [if not already present]
         Generating copyin(thv_ds_zm_col(:,:)) [if not already present]
         Generating copyout(rcm_in_layer_col(:,:)) [if not already present]
         Generating copyin(wpthlp_forcing_col(:,:),wprtp_forcing_col(:,:)) [if not already present]
         Generating copy(upwp_pert_col(:,:),vpwp_pert_col(:,:),p_in_pa_col(:,:)) [if not already present]
         Generating copyin(upwp_sfc_col(:),vpwp_sfc_col(:),rtm_forcing_col(:,:),thlm_forcing_col(:,:)) [if not already present]
         Generating copy(um_pert_col(:,:),vm_pert_col(:,:)) [if not already present]
         Generating copyin(thv_ds_zt_col(:,:),upwp_sfc_pert_col(:),gr%zt(:,:),host_dx_col(:),p_sfc_col(:)) [if not already present]
         Generating copy(pdf_params%w_2(:,:)) [if not already present]
         Generating copyin(clubb_params_col(:,:)) [if not already present]
         Generating copy(err_info_api%err_code(:)) [if not already present]
         Generating copyin(ug_col(:,:)) [if not already present]
         Generating copy(uprcp_col(:,:)) [if not already present]
         Generating copyin(vg_col(:,:)) [if not already present]
         Generating copy(vprcp_col(:,:)) [if not already present]
         Generating copyin(um_ref_col(:,:),vm_ref_col(:,:)) [if not already present]
         Generating copy(up2_col(:,:),vp2_col(:,:)) [if not already present]
         Generating copyin(rho_zm_col(:,:)) [if not already present]
         Generating copyout(wprcp_col(:,:)) [if not already present]
         Generating copyin(sfc_elevation_col(:),wprtp_sfc_col(:),rtm_ref_col(:,:),rtp2_forcing_col(:,:),thlm_ref_col(:,:),thlp2_forcing_col(:,:)) [if not already present]
         Generating copy(rtp3_col(:,:)) [if not already present]
         Generating copyin(wm_zt_col(:,:)) [if not already present]
         Generating copy(wp2vp2_col(:,:)) [if not already present]
         Generating copyin(nu_vert_res_dep%nu9(:),err_info_api%err_header(:)) [if not already present]
         Generating copy(rc_coef_zm_col(:,:)) [if not already present]
         Generating copyout(cloud_cover_col(:,:)) [if not already present]
         Generating copyin(wpthlp_sfc_col(:)) [if not already present]
         Generating copy(wp2thlp_col(:,:)) [if not already present]
         Generating copyin(rtpthlp_forcing_col(:,:)) [if not already present]
         Generating copyout(thlprcp_col(:,:)) [if not already present]
         Generating copy(wp2_col(:,:),wp2rtp_col(:,:),up3_col(:,:),vp3_col(:,:),pdf_params_zm%w_2(:,:),wp2up2_col(:,:),wp3_col(:,:),wpthvp_col(:,:),wpup2_col(:,:),wp2thvp_col(:,:),wp2up_col(:,:)) [if not already present]
         Generating copyin(host_dy_col(:),um_forcing_col(:,:),vm_forcing_col(:,:)) [if not already present]
         Generating copy(upwp_col(:,:),vpwp_col(:,:)) [if not already present]
         Generating copyin(err_info_api) [if not already present]
         Generating copy(pdf_params%varnce_w_2(:,:),pdf_params%w_1(:,:),pdf_params%varnce_thl_2(:,:),pdf_params%varnce_w_1(:,:),pdf_params%rsatl_2(:,:),pdf_params%rt_1(:,:),pdf_params%thl_2(:,:),pdf_params%varnce_rt_1(:,:),pdf_params%stdev_eta_2(:,:),pdf_params%thl_1(:,:),pdf_params%varnce_rt_2(:,:),pdf_params%varnce_thl_1(:,:),pdf_params%corr_w_eta_2(:,:),pdf_params%corr_w_rt_1(:,:),pdf_params%corr_w_rt_2(:,:),pdf_params%corr_w_thl_1(:,:),pdf_params%corr_chi_eta_2(:,:),pdf_params%corr_rt_thl_1(:,:),pdf_params%alpha_rt(:,:)) [if not already present]
         Generating copyin(pdf_params) [if not already present]
         Generating copy(pdf_params%covar_chi_eta_2(:,:),pdf_params%crt_1(:,:),pdf_params%crt_2(:,:),pdf_params%cthl_1(:,:),pdf_params%alpha_thl(:,:),pdf_params%chi_1(:,:),pdf_params%rt_2(:,:),pdf_params%stdev_chi_1(:,:),pdf_params%stdev_chi_2(:,:),pdf_params%stdev_eta_1(:,:),pdf_params%corr_w_thl_2(:,:),pdf_params%covar_chi_eta_1(:,:),pdf_params%corr_rt_thl_2(:,:),pdf_params%corr_w_chi_1(:,:),pdf_params%corr_w_chi_2(:,:),pdf_params%corr_w_eta_1(:,:),pdf_params%cloud_frac_2(:,:),pdf_params%corr_chi_eta_1(:,:),pdf_params%rc_2(:,:),pdf_params%rsatl_1(:,:),pdf_params%mixt_frac(:,:),pdf_params%rc_1(:,:),pdf_params%chi_2(:,:),pdf_params%cloud_frac_1(:,:),pdf_params%ice_supersat_frac_2(:,:),pdf_params%cthl_2(:,:),pdf_params%ice_supersat_frac_1(:,:),pdf_params_zm%varnce_w_2(:,:),pdf_params_zm%w_1(:,:),pdf_params_zm%varnce_thl_2(:,:),pdf_params_zm%varnce_w_1(:,:),pdf_params_zm%rsatl_2(:,:),pdf_params_zm%rt_1(:,:),pdf_params_zm%thl_2(:,:),pdf_params_zm%varnce_rt_1(:,:),pdf_params_zm%stdev_eta_2(:,:),pdf_params_zm%thl_1(:,:),pdf_params_zm%varnce_rt_2(:,:),pdf_params_zm%varnce_thl_1(:,:),pdf_params_zm%corr_w_eta_2(:,:),pdf_params_zm%corr_w_rt_1(:,:),pdf_params_zm%corr_w_rt_2(:,:),pdf_params_zm%corr_w_thl_1(:,:),pdf_params_zm%corr_chi_eta_2(:,:),pdf_params_zm%corr_rt_thl_1(:,:),pdf_params_zm%alpha_rt(:,:)) [if not already present]
         Generating copyin(pdf_params_zm) [if not already present]
         Generating copy(pdf_params_zm%covar_chi_eta_2(:,:),pdf_params_zm%crt_1(:,:),pdf_params_zm%crt_2(:,:),pdf_params_zm%cthl_1(:,:),pdf_params_zm%alpha_thl(:,:),pdf_params_zm%chi_1(:,:),pdf_params_zm%rt_2(:,:),pdf_params_zm%stdev_chi_1(:,:),pdf_params_zm%stdev_chi_2(:,:),pdf_params_zm%stdev_eta_1(:,:),pdf_params_zm%corr_w_thl_2(:,:),pdf_params_zm%covar_chi_eta_1(:,:),pdf_params_zm%corr_rt_thl_2(:,:),pdf_params_zm%corr_w_chi_1(:,:),pdf_params_zm%corr_w_chi_2(:,:),pdf_params_zm%corr_w_eta_1(:,:),pdf_params_zm%cloud_frac_2(:,:),pdf_params_zm%corr_chi_eta_1(:,:),pdf_params_zm%rc_2(:,:),pdf_params_zm%rsatl_1(:,:),pdf_params_zm%mixt_frac(:,:),pdf_params_zm%rc_1(:,:),pdf_params_zm%chi_2(:,:),pdf_params_zm%cloud_frac_1(:,:),pdf_params_zm%ice_supersat_frac_2(:,:),pdf_params_zm%cthl_2(:,:),pdf_params_zm%ice_supersat_frac_1(:,:),rcm_col(:,:),wp4_col(:,:)) [if not already present]
         Generating copyout(w_down_in_cloud_col(:,:)) [if not already present]
         Generating copyin(vpwp_sfc_pert_col(:)) [if not already present]
         Generating copyout(cloudy_downdraft_frac_col(:,:)) [if not already present]
         Generating copy(cloud_frac_col(:,:)) [if not already present]
         Generating copyin(invrs_rho_ds_zt_col(:,:)) [if not already present]
         Generating copyout(kh_zm_col(:,:),invrs_tau_zm_col(:,:)) [if not already present]
         Generating copy(thlp3_col(:,:)) [if not already present]
         Generating copyout(kh_zt_col(:,:)) [if not already present]
         Generating copy(wpvp2_col(:,:)) [if not already present]
   1201, Generating copy(sclrm_col(:,:,:),wpsclrp_col(:,:,:)) [if not already present]
         Generating copyin(sclr_tol(:)) [if not already present]
         Generating copy(sclrpthvp_col(:,:,:)) [if not already present]
         Generating copyin(sclrm_forcing_col(:,:,:)) [if not already present]
         Generating copy(sclrp2_col(:,:,:),sclrp3_col(:,:,:),sclrprtp_col(:,:,:),sclrpthlp_col(:,:,:)) [if not already present]
         Generating copyin(wpsclrp_sfc_col(:,:)) [if not already present]
   1206, Generating copyin(edsclrm_forcing_col(:,:,:)) [if not already present]
         Generating copy(edsclrm_col(:,:,:)) [if not already present]
         Generating copyin(wpedsclrp_sfc_col(:,:)) [if not already present]
   1210, Generating copyin(wp2hmp_col(:,:,:),thlphmp_zt_col(:,:,:),l_mix_rat_hm(:),rtphmp_zt_col(:,:,:),wphydrometp_col(:,:,:)) [if not already present]
   1215, Generating copyout(qclvar_col(:,:)) [if not already present]
advance_clubb_core_api_multi_col:
   1657, Generating copyin(fcor(:),gr%weights_zt2zm(:,:,:),gr%zm(:,:),gr,gr%dzm(:,:),gr%invrs_dzm(:,:),gr%dzt(:,:),gr%weights_zm2zt(:,:,:),gr%invrs_dzt(:,:)) [if not already present]
         Generating copyout(lscale(:,:)) [if not already present]
         Generating copyin(nu_vert_res_dep%nu10(:),nu_vert_res_dep%nu8(:),nu_vert_res_dep,nu_vert_res_dep%nu6(:),nu_vert_res_dep%nu1(:),nu_vert_res_dep%nu2(:)) [if not already present]
         Generating copy(rtpthvp(:,:)) [if not already present]
         Generating copyout(cloudy_updraft_frac(:,:)) [if not already present]
         Generating copy(exner(:,:)) [if not already present]
         Generating copyin(sclr_idx) [if not already present]
         Generating copy(thlm(:,:),rtm(:,:),um(:,:),vm(:,:),wprtp(:,:),wpthlp(:,:),rtp2(:,:),thlp2(:,:),rtpthlp(:,:)) [if not already present]
         Generating copyout(w_up_in_cloud(:,:)) [if not already present]
         Generating copyin(wm_zm(:,:),rho_ds_zt(:,:),rfrzm(:,:),rho(:,:),rho_ds_zm(:,:)) [if not already present]
         Generating copy(ice_supersat_frac(:,:)) [if not already present]
         Generating copyin(invrs_rho_ds_zm(:,:)) [if not already present]
         Generating copy(thlpthvp(:,:)) [if not already present]
         Generating copyin(thv_ds_zm(:,:)) [if not already present]
         Generating copyout(rcm_in_layer(:,:)) [if not already present]
         Generating copyin(wpthlp_forcing(:,:),wprtp_forcing(:,:)) [if not already present]
         Generating copy(upwp_pert(:,:),vpwp_pert(:,:),p_in_pa(:,:)) [if not already present]
         Generating copyin(upwp_sfc(:),vpwp_sfc(:),rtm_forcing(:,:),thlm_forcing(:,:)) [if not already present]
         Generating copy(um_pert(:,:),vm_pert(:,:)) [if not already present]
         Generating copyin(thv_ds_zt(:,:),upwp_sfc_pert(:),gr%zt(:,:),host_dx(:),p_sfc(:)) [if not already present]
         Generating copy(pdf_params%w_2(:,:)) [if not already present]
         Generating copyin(clubb_params(:,:)) [if not already present]
         Generating copyout(err_info_api%err_code(:)) [if not already present]
         Generating copyin(ug(:,:)) [if not already present]
         Generating copy(uprcp(:,:)) [if not already present]
         Generating copyin(vg(:,:)) [if not already present]
         Generating copy(vprcp(:,:)) [if not already present]
         Generating copyin(um_ref(:,:),vm_ref(:,:)) [if not already present]
         Generating copy(up2(:,:),vp2(:,:)) [if not already present]
         Generating copyin(rho_zm(:,:)) [if not already present]
         Generating copyout(wprcp(:,:)) [if not already present]
         Generating copyin(sfc_elevation(:),wprtp_sfc(:),rtm_ref(:,:),rtp2_forcing(:,:),thlm_ref(:,:),thlp2_forcing(:,:)) [if not already present]
         Generating copy(rtp3(:,:)) [if not already present]
         Generating copyin(wm_zt(:,:)) [if not already present]
         Generating copy(wp2vp2(:,:)) [if not already present]
         Generating copyin(nu_vert_res_dep%nu9(:),err_info_api%err_header(:)) [if not already present]
         Generating copy(rc_coef_zm(:,:)) [if not already present]
         Generating copyout(cloud_cover(:,:)) [if not already present]
         Generating copyin(wpthlp_sfc(:)) [if not already present]
         Generating copy(wp2thlp(:,:),wp2thvp(:,:)) [if not already present]
         Generating copyin(rtpthlp_forcing(:,:)) [if not already present]
         Generating copyout(thlprcp(:,:)) [if not already present]
         Generating copy(wp2(:,:),wp2rtp(:,:),up3(:,:),vp3(:,:),pdf_params_zm%w_2(:,:),wp3(:,:),wpthvp(:,:),wpup2(:,:),wp2up(:,:),wp2up2(:,:)) [if not already present]
         Generating copyin(host_dy(:),um_forcing(:,:),vm_forcing(:,:)) [if not already present]
         Generating copy(upwp(:,:),vpwp(:,:),pdf_params%varnce_w_2(:,:),pdf_params%w_1(:,:),pdf_params%varnce_thl_2(:,:),pdf_params%varnce_w_1(:,:),pdf_params%rsatl_2(:,:),pdf_params%rt_1(:,:),pdf_params%thl_2(:,:),pdf_params%varnce_rt_1(:,:),pdf_params%stdev_eta_2(:,:),pdf_params%thl_1(:,:),pdf_params%varnce_rt_2(:,:),pdf_params%varnce_thl_1(:,:),pdf_params%corr_w_eta_2(:,:),pdf_params%corr_w_rt_1(:,:),pdf_params%corr_w_rt_2(:,:),pdf_params%corr_w_thl_1(:,:),pdf_params%corr_chi_eta_2(:,:),pdf_params%corr_rt_thl_1(:,:),pdf_params%alpha_rt(:,:)) [if not already present]
         Generating copyin(pdf_params) [if not already present]
         Generating copy(pdf_params%covar_chi_eta_2(:,:),pdf_params%crt_1(:,:),pdf_params%crt_2(:,:),pdf_params%cthl_1(:,:),pdf_params%alpha_thl(:,:),pdf_params%chi_1(:,:),pdf_params%rt_2(:,:),pdf_params%stdev_chi_1(:,:),pdf_params%stdev_chi_2(:,:),pdf_params%stdev_eta_1(:,:),pdf_params%corr_w_thl_2(:,:),pdf_params%covar_chi_eta_1(:,:),pdf_params%corr_rt_thl_2(:,:),pdf_params%corr_w_chi_1(:,:),pdf_params%corr_w_chi_2(:,:),pdf_params%corr_w_eta_1(:,:),pdf_params%cloud_frac_2(:,:),pdf_params%corr_chi_eta_1(:,:),pdf_params%rc_2(:,:),pdf_params%rsatl_1(:,:),pdf_params%mixt_frac(:,:),pdf_params%rc_1(:,:),pdf_params%chi_2(:,:),pdf_params%cloud_frac_1(:,:),pdf_params%ice_supersat_frac_2(:,:),pdf_params%cthl_2(:,:),pdf_params%ice_supersat_frac_1(:,:),pdf_params_zm%varnce_w_2(:,:),pdf_params_zm%w_1(:,:),pdf_params_zm%varnce_thl_2(:,:),pdf_params_zm%varnce_w_1(:,:),pdf_params_zm%rsatl_2(:,:),pdf_params_zm%rt_1(:,:),pdf_params_zm%thl_2(:,:),pdf_params_zm%varnce_rt_1(:,:),pdf_params_zm%stdev_eta_2(:,:),pdf_params_zm%thl_1(:,:),pdf_params_zm%varnce_rt_2(:,:),pdf_params_zm%varnce_thl_1(:,:),pdf_params_zm%corr_w_eta_2(:,:),pdf_params_zm%corr_w_rt_1(:,:),pdf_params_zm%corr_w_rt_2(:,:),pdf_params_zm%corr_w_thl_1(:,:),pdf_params_zm%corr_chi_eta_2(:,:),pdf_params_zm%corr_rt_thl_1(:,:),pdf_params_zm%alpha_rt(:,:)) [if not already present]
         Generating copyin(pdf_params_zm) [if not already present]
         Generating copy(pdf_params_zm%covar_chi_eta_2(:,:),pdf_params_zm%crt_1(:,:),pdf_params_zm%crt_2(:,:),pdf_params_zm%cthl_1(:,:),pdf_params_zm%alpha_thl(:,:),pdf_params_zm%chi_1(:,:),pdf_params_zm%rt_2(:,:),pdf_params_zm%stdev_chi_1(:,:),pdf_params_zm%stdev_chi_2(:,:),pdf_params_zm%stdev_eta_1(:,:),pdf_params_zm%corr_w_thl_2(:,:),pdf_params_zm%covar_chi_eta_1(:,:),pdf_params_zm%corr_rt_thl_2(:,:),pdf_params_zm%corr_w_chi_1(:,:),pdf_params_zm%corr_w_chi_2(:,:),pdf_params_zm%corr_w_eta_1(:,:),pdf_params_zm%cloud_frac_2(:,:),pdf_params_zm%corr_chi_eta_1(:,:),pdf_params_zm%rc_2(:,:),pdf_params_zm%rsatl_1(:,:),pdf_params_zm%mixt_frac(:,:),pdf_params_zm%rc_1(:,:),pdf_params_zm%chi_2(:,:),pdf_params_zm%cloud_frac_1(:,:),pdf_params_zm%ice_supersat_frac_2(:,:),pdf_params_zm%cthl_2(:,:),pdf_params_zm%ice_supersat_frac_1(:,:),rcm(:,:),wp4(:,:)) [if not already present]
         Generating copyout(w_down_in_cloud(:,:)) [if not already present]
         Generating copyin(vpwp_sfc_pert(:)) [if not already present]
         Generating copyout(cloudy_downdraft_frac(:,:)) [if not already present]
         Generating copy(cloud_frac(:,:)) [if not already present]
         Generating copyin(invrs_rho_ds_zt(:,:)) [if not already present]
         Generating copyout(kh_zm(:,:),invrs_tau_zm(:,:)) [if not already present]
         Generating copy(thlp3(:,:)) [if not already present]
         Generating copyout(kh_zt(:,:)) [if not already present]
         Generating copyin(err_info_api) [if not already present]
         Generating copy(wpvp2(:,:)) [if not already present]
   1728, Generating copy(sclrm(:,:,:),wpsclrp(:,:,:)) [if not already present]
         Generating copyin(sclr_tol(:)) [if not already present]
         Generating copy(sclrpthvp(:,:,:)) [if not already present]
         Generating copyin(sclrm_forcing(:,:,:)) [if not already present]
         Generating copy(sclrp2(:,:,:),sclrp3(:,:,:),sclrprtp(:,:,:),sclrpthlp(:,:,:)) [if not already present]
         Generating copyin(wpsclrp_sfc(:,:)) [if not already present]
   1732, Generating copyin(edsclrm_forcing(:,:,:)) [if not already present]
         Generating copy(edsclrm(:,:,:)) [if not already present]
         Generating copyin(wpedsclrp_sfc(:,:)) [if not already present]
   1736, Generating copyin(wp2hmp(:,:,:),thlphmp_zt(:,:,:),l_mix_rat_hm(:),rtphmp_zt(:,:,:),wphydrometp(:,:,:)) [if not already present]
   1741, Generating copyout(qclvar(:,:)) [if not already present]
calculate_thlp2_rad_api:
   1853, Generating copyin(radht(:,:),thlprcp(:,:)) [if not already present]
         Generating copy(thlp2_forcing(:,:)) [if not already present]
         Generating copyin(clubb_params(:,:),rcm(:,:)) [if not already present]
  Timing stats:
    init                    20 millisecs    33%
    upper                   10 millisecs    16%
    expand                  10 millisecs    16%
    carry                   10 millisecs    16%
    assemble                10 millisecs    16%
    Total time              60 millisecs
  Timing stats:
    init                   120 millisecs    11%
    upper                   50 millisecs     4%
    expand                  10 millisecs     0%
    pfo                     10 millisecs     0%
    accel                   50 millisecs     4%
    carry                  210 millisecs    19%
    opt2d                   10 millisecs     0%
    optimize                40 millisecs     3%
    schedule               570 millisecs    52%
    assemble                10 millisecs     0%
    Total time            1080 millisecs
  Timing stats:
    init                   120 millisecs    46%
    upper                   90 millisecs    34%
    carry                   10 millisecs     3%
    optimize                10 millisecs     3%
    schedule                20 millisecs     7%
    assemble                10 millisecs     3%
    Total time             260 millisecs
  Timing stats:
    init                    30 millisecs    60%
    upper                   10 millisecs    20%
    assemble                10 millisecs    20%
    Total time              50 millisecs
  Timing stats:
    init                   160 millisecs    33%
    upper                   80 millisecs    16%
    expand                  80 millisecs    16%
    vectorize               10 millisecs     2%
    opt2d                   10 millisecs     2%
    vectorize2              10 millisecs     2%
    optimize                30 millisecs     6%
    schedule                50 millisecs    10%
    assemble                50 millisecs    10%
    Total time             480 millisecs
  Timing stats:
    init                    40 millisecs    50%
    upper                   20 millisecs    25%
    optimize                10 millisecs    12%
    assemble                10 millisecs    12%
    Total time              80 millisecs
  Timing stats:
    init                   160 millisecs    42%
    upper                  140 millisecs    36%
    carry                   20 millisecs     5%
    schedule                30 millisecs     7%
    assemble                30 millisecs     7%
    Total time             380 millisecs
  Timing stats:
    init                   190 millisecs    41%
    upper                  150 millisecs    32%
    carry                   20 millisecs     4%
    optimize                10 millisecs     2%
    schedule                80 millisecs    17%
    assemble                10 millisecs     2%
    Total time             460 millisecs
  Timing stats:
    init                   130 millisecs    27%
    upper                  120 millisecs    25%
    expand                  10 millisecs     2%
    carry                   90 millisecs    19%
    opt2d                   10 millisecs     2%
    optimize                20 millisecs     4%
    schedule                90 millisecs    19%
    Total time             470 millisecs
  Timing stats:
    init                    60 millisecs    22%
    upper                   50 millisecs    18%
    expand                  20 millisecs     7%
    carry                   30 millisecs    11%
    optimize                10 millisecs     3%
    schedule                90 millisecs    33%
    assemble                10 millisecs     3%
    Total time             270 millisecs
  Timing stats:
    init                   160 millisecs    24%
    upper                  170 millisecs    25%
    expand                  30 millisecs     4%
    carry                  100 millisecs    15%
    opt2d                   10 millisecs     1%
    optimize                50 millisecs     7%
    schedule               110 millisecs    16%
    assemble                30 millisecs     4%
    Total time             660 millisecs
  Timing stats:
    init                   300 millisecs    31%
    upper                  260 millisecs    27%
    expand                  20 millisecs     2%
    carry                  110 millisecs    11%
    opt2d                   30 millisecs     3%
    optimize                20 millisecs     2%
    schedule               180 millisecs    18%
    assemble                30 millisecs     3%
    Total time             950 millisecs
  Timing stats:
    init                    10 millisecs    10%
    upper                   40 millisecs    40%
    carry                   20 millisecs    20%
    optimize                10 millisecs    10%
    schedule                20 millisecs    20%
    Total time             100 millisecs
  Timing stats:
    init                    30 millisecs    13%
    upper                   30 millisecs    13%
    carry                   80 millisecs    36%
    optimize                30 millisecs    13%
    schedule                50 millisecs    22%
    Total time             220 millisecs
  Timing stats:
    init                    10 millisecs     7%
    upper                  120 millisecs    92%
    Total time             130 millisecs
  Timing stats:
    init                   130 millisecs    11%
    upper                  110 millisecs     9%
    expand                  70 millisecs     5%
    vectorize               90 millisecs     7%
    unroll                 110 millisecs     9%
    opt2d                   10 millisecs     0%
    vectorize2             360 millisecs    30%
    unrolln                 30 millisecs     2%
    optimize               110 millisecs     9%
    schedule               140 millisecs    11%
    assemble                20 millisecs     1%
    Total time            1180 millisecs
  Timing stats:
    init                    30 millisecs    20%
    upper                   30 millisecs    20%
    expand                  10 millisecs     6%
    carry                   40 millisecs    26%
    optimize                10 millisecs     6%
    schedule                30 millisecs    20%
    Total time             150 millisecs
  Timing stats:
    init                   130 millisecs    24%
    upper                  130 millisecs    24%
    expand                  20 millisecs     3%
    carry                  100 millisecs    18%
    opt2d                   10 millisecs     1%
    optimize                20 millisecs     3%
    schedule               110 millisecs    20%
    assemble                20 millisecs     3%
    Total time             540 millisecs
  Timing stats:
    init                   250 millisecs    38%
    upper                  210 millisecs    32%
    expand                  10 millisecs     1%
    carry                   30 millisecs     4%
    opt2d                   10 millisecs     1%
    optimize                40 millisecs     6%
    schedule                60 millisecs     9%
    assemble                40 millisecs     6%
    Total time             650 millisecs
  Timing stats:
    init                   130 millisecs    38%
    upper                   70 millisecs    20%
    expand                  10 millisecs     2%
    carry                   50 millisecs    14%
    optimize                10 millisecs     2%
    schedule                30 millisecs     8%
    assemble                40 millisecs    11%
    Total time             340 millisecs
  Timing stats:
    init                   100 millisecs    43%
    upper                   90 millisecs    39%
    expand                  20 millisecs     8%
    schedule                20 millisecs     8%
    Total time             230 millisecs
  Timing stats:
    init                   280 millisecs    41%
    upper                  210 millisecs    30%
    expand                  10 millisecs     1%
    carry                   50 millisecs     7%
    optimize                10 millisecs     1%
    schedule                80 millisecs    11%
    assemble                40 millisecs     5%
    Total time             680 millisecs
  Timing stats:
    init                    70 millisecs    50%
    upper                   40 millisecs    28%
    expand                  10 millisecs     7%
    schedule                20 millisecs    14%
    Total time             140 millisecs
  Timing stats:
    init                    60 millisecs    33%
    upper                   70 millisecs    38%
    expand                  10 millisecs     5%
    carry                   10 millisecs     5%
    optimize                10 millisecs     5%
    schedule                10 millisecs     5%
    assemble                10 millisecs     5%
    Total time             180 millisecs
  Timing stats:
    init                    20 millisecs    33%
    upper                   20 millisecs    33%
    schedule                20 millisecs    33%
    Total time              60 millisecs
  Timing stats:
    init                    30 millisecs    50%
    upper                   10 millisecs    16%
    carry                   10 millisecs    16%
    schedule                10 millisecs    16%
    Total time              60 millisecs
  Timing stats:
    init                   110 millisecs    26%
    upper                   80 millisecs    19%
    expand                  30 millisecs     7%
    opt2b                   10 millisecs     2%
    carry                   70 millisecs    16%
    opt2d                   10 millisecs     2%
    optimize                20 millisecs     4%
    schedule                70 millisecs    16%
    assemble                20 millisecs     4%
    Total time             420 millisecs
  Timing stats:
    init                   150 millisecs    45%
    upper                  100 millisecs    30%
    expand                  10 millisecs     3%
    carry                   20 millisecs     6%
    optimize                10 millisecs     3%
    schedule                20 millisecs     6%
    assemble                20 millisecs     6%
    Total time             330 millisecs
  Timing stats:
    init                   300 millisecs    39%
    upper                  240 millisecs    31%
    opt2c                   10 millisecs     1%
    carry                   50 millisecs     6%
    schedule               140 millisecs    18%
    assemble                20 millisecs     2%
    Total time             760 millisecs
  Timing stats:
    init                    10 millisecs     7%
    upper                   10 millisecs     7%
    expand                  10 millisecs     7%
    carry                   50 millisecs    38%
    optimize                20 millisecs    15%
    schedule                30 millisecs    23%
    Total time             130 millisecs
  Timing stats:
    init                    60 millisecs    27%
    upper                   60 millisecs    27%
    expand                  10 millisecs     4%
    carry                   40 millisecs    18%
    optimize                10 millisecs     4%
    schedule                40 millisecs    18%
    Total time             220 millisecs
  Timing stats:
    init                    50 millisecs    45%
    upper                   20 millisecs    18%
    carry                   10 millisecs     9%
    schedule                20 millisecs    18%
    assemble                10 millisecs     9%
    Total time             110 millisecs
  Timing stats:
    init                   270 millisecs    36%
    upper                  220 millisecs    30%
    expand                  30 millisecs     4%
    carry                   20 millisecs     2%
    opt2d                   20 millisecs     2%
    optimize                40 millisecs     5%
    schedule               110 millisecs    15%
    assemble                20 millisecs     2%
    Total time             730 millisecs
  Timing stats:
    init                    40 millisecs    50%
    upper                   20 millisecs    25%
    schedule                10 millisecs    12%
    assemble                10 millisecs    12%
    Total time              80 millisecs
  Timing stats:
    init                   120 millisecs    29%
    upper                   60 millisecs    14%
    carry                   90 millisecs    21%
    opt2d                   20 millisecs     4%
    optimize                10 millisecs     2%
    schedule                90 millisecs    21%
    assemble                20 millisecs     4%
    Total time             410 millisecs
  Timing stats:
    init                   200 millisecs    30%
    upper                  170 millisecs    25%
    expand                  20 millisecs     3%
    carry                   80 millisecs    12%
    optimize                30 millisecs     4%
    schedule               140 millisecs    21%
    assemble                20 millisecs     3%
    Total time             660 millisecs
  Timing stats:
    init                    70 millisecs    43%
    upper                   60 millisecs    37%
    carry                   10 millisecs     6%
    schedule                10 millisecs     6%
    assemble                10 millisecs     6%
    Total time             160 millisecs
  Timing stats:
    init                    60 millisecs    50%
    upper                   50 millisecs    41%
    optimize                10 millisecs     8%
    Total time             120 millisecs
  Timing stats:
    init                    30 millisecs    25%
    upper                   50 millisecs    41%
    carry                   20 millisecs    16%
    schedule                20 millisecs    16%
    Total time             120 millisecs
  Timing stats:
    init                   100 millisecs    34%
    upper                   70 millisecs    24%
    expand                  10 millisecs     3%
    carry                   40 millisecs    13%
    optimize                10 millisecs     3%
    schedule                40 millisecs    13%
    assemble                20 millisecs     6%
    Total time             290 millisecs
  Timing stats:
    init                   110 millisecs    45%
    upper                   60 millisecs    25%
    expand                  10 millisecs     4%
    schedule                30 millisecs    12%
    assemble                30 millisecs    12%
    Total time             240 millisecs
  Timing stats:
    init                   150 millisecs    34%
    upper                  110 millisecs    25%
    expand                  10 millisecs     2%
    carry                   20 millisecs     4%
    optimize                20 millisecs     4%
    schedule                70 millisecs    16%
    assemble                50 millisecs    11%
    Total time             430 millisecs
  Timing stats:
    init                   860 millisecs    30%
    upper                  720 millisecs    25%
    expand                 110 millisecs     3%
    carry                  290 millisecs    10%
    opt2d                   20 millisecs     0%
    optimize               100 millisecs     3%
    schedule               520 millisecs    18%
    assemble               170 millisecs     6%
    Total time            2790 millisecs
  Timing stats:
    init                    60 millisecs    42%
    upper                   50 millisecs    35%
    carry                   10 millisecs     7%
    schedule                20 millisecs    14%
    Total time             140 millisecs
  Timing stats:
    init                    60 millisecs    42%
    upper                   30 millisecs    21%
    expand                  10 millisecs     7%
    schedule                30 millisecs    21%
    assemble                10 millisecs     7%
    Total time             140 millisecs
  Timing stats:
    init                    60 millisecs    46%
    upper                   30 millisecs    23%
    carry                   10 millisecs     7%
    schedule                10 millisecs     7%
    assemble                20 millisecs    15%
    Total time             130 millisecs
  Timing stats:
    init                    80 millisecs    38%
    upper                   80 millisecs    38%
    expand                  10 millisecs     4%
    schedule                40 millisecs    19%
    Total time             210 millisecs
  Timing stats:
    init                   120 millisecs    32%
    upper                  100 millisecs    27%
    optimize                10 millisecs     2%
    schedule                20 millisecs     5%
    assemble               120 millisecs    32%
    Total time             370 millisecs
  Timing stats:
    init                   170 millisecs    42%
    upper                  120 millisecs    30%
    expand                  10 millisecs     2%
    carry                   20 millisecs     5%
    optimize                10 millisecs     2%
    schedule                60 millisecs    15%
    assemble                10 millisecs     2%
    Total time             400 millisecs
  Timing stats:
    init                   110 millisecs    42%
    upper                   90 millisecs    34%
    schedule                40 millisecs    15%
    assemble                20 millisecs     7%
    Total time             260 millisecs
  Timing stats:
    init                    30 millisecs    23%
    upper                   30 millisecs    23%
    expand                  10 millisecs     7%
    carry                   20 millisecs    15%
    optimize                20 millisecs    15%
    schedule                20 millisecs    15%
    Total time             130 millisecs
NVFORTRAN-W-0435-Array declared with zero size (/home/jenkins/workspace/cam_gpu_test/src/chemistry/mozart/mo_cph.F90: 39)
  0 inform,   1 warnings,   0 severes, 0 fatal for mo_cph
  Timing stats:
    init                    40 millisecs    20%
    upper                   30 millisecs    15%
    expand                  20 millisecs    10%
    carry                   40 millisecs    20%
    optimize                20 millisecs    10%
    schedule                40 millisecs    20%
    assemble                10 millisecs     5%
    Total time             200 millisecs
  Timing stats:
    init                   100 millisecs     9%
    upper                   90 millisecs     8%
    expand                  40 millisecs     3%
    carry                  520 millisecs    46%
    opt2d                   30 millisecs     2%
    optimize               140 millisecs    12%
    schedule               180 millisecs    16%
    assemble                10 millisecs     0%
    Total time            1110 millisecs
  Timing stats:
    init                    80 millisecs    42%
    upper                   50 millisecs    26%
    expand                  10 millisecs     5%
    carry                   10 millisecs     5%
    schedule                10 millisecs     5%
    assemble                30 millisecs    15%
    Total time             190 millisecs
  Timing stats:
    init                   160 millisecs    37%
    upper                  120 millisecs    27%
    expand                  10 millisecs     2%
    carry                   10 millisecs     2%
    optimize                10 millisecs     2%
    schedule                90 millisecs    20%
    assemble                30 millisecs     6%
    Total time             430 millisecs
  Timing stats:
    init                    50 millisecs    55%
    upper                   20 millisecs    22%
    schedule                20 millisecs    22%
    Total time              90 millisecs
NVFORTRAN-W-0435-Array declared with zero size (/home/jenkins/workspace/cam_gpu_test/src/chemistry/mozart/mo_cph.F90: 131)
  Timing stats:
    init                    50 millisecs    55%
    upper                   30 millisecs    33%
    schedule                10 millisecs    11%
    Total time              90 millisecs
  Timing stats:
    init                    10 millisecs    25%
    upper                   10 millisecs    25%
    expand                  10 millisecs    25%
    optimize                10 millisecs    25%
    Total time              40 millisecs
  Timing stats:
    init                   100 millisecs    27%
    upper                   80 millisecs    21%
    expand                  20 millisecs     5%
    carry                   70 millisecs    18%
    optimize                20 millisecs     5%
    schedule                60 millisecs    16%
    assemble                20 millisecs     5%
    Total time             370 millisecs
  Timing stats:
    init                    50 millisecs    38%
    upper                   40 millisecs    30%
    expand                  20 millisecs    15%
    carry                   10 millisecs     7%
    assemble                10 millisecs     7%
    Total time             130 millisecs
  Timing stats:
    init                    50 millisecs    50%
    upper                   20 millisecs    20%
    expand                  10 millisecs    10%
    schedule                10 millisecs    10%
    assemble                10 millisecs    10%
    Total time             100 millisecs
  Timing stats:
    init                   140 millisecs    42%
    upper                  110 millisecs    33%
    carry                   10 millisecs     3%
    optimize                10 millisecs     3%
    schedule                40 millisecs    12%
    assemble                20 millisecs     6%
    Total time             330 millisecs
  Timing stats:
    init                    40 millisecs    33%
    upper                   30 millisecs    25%
    carry                   10 millisecs     8%
    schedule                30 millisecs    25%
    assemble                10 millisecs     8%
    Total time             120 millisecs
  Timing stats:
    init                   130 millisecs    40%
    upper                   90 millisecs    28%
    expand                  20 millisecs     6%
    carry                   20 millisecs     6%
    optimize                10 millisecs     3%
    schedule                40 millisecs    12%
    assemble                10 millisecs     3%
    Total time             320 millisecs
  Timing stats:
    init                    40 millisecs    50%
    upper                   30 millisecs    37%
    expand                  10 millisecs    12%
    Total time              80 millisecs
  Timing stats:
    init                    10 millisecs    12%
    upper                   30 millisecs    37%
    opt2c                   10 millisecs    12%
    carry                   10 millisecs    12%
    schedule                20 millisecs    25%
    Total time              80 millisecs
  Timing stats:
    init                   320 millisecs    32%
    upper                  280 millisecs    28%
    expand                  50 millisecs     5%
    carry                   70 millisecs     7%
    optimize                40 millisecs     4%
    schedule               170 millisecs    17%
    assemble                60 millisecs     6%
    Total time             990 millisecs
  Timing stats:
    init                    20 millisecs    12%
    upper                  140 millisecs    87%
    Total time             160 millisecs
  Timing stats:
    init                    50 millisecs    29%
    upper                   30 millisecs    17%
    expand                  10 millisecs     5%
    carry                   30 millisecs    17%
    optimize                10 millisecs     5%
    schedule                40 millisecs    23%
    Total time             170 millisecs
  Timing stats:
    init                    80 millisecs    42%
    upper                   50 millisecs    26%
    expand                  10 millisecs     5%
    carry                   20 millisecs    10%
    schedule                10 millisecs     5%
    assemble                20 millisecs    10%
    Total time             190 millisecs
  Timing stats:
    init                   110 millisecs    30%
    upper                   80 millisecs    22%
    expand                  10 millisecs     2%
    carry                   60 millisecs    16%
    optimize                30 millisecs     8%
    schedule                60 millisecs    16%
    assemble                10 millisecs     2%
    Total time             360 millisecs
  Timing stats:
    init                   170 millisecs    45%
    upper                   90 millisecs    24%
    expand                  10 millisecs     2%
    carry                   10 millisecs     2%
    optimize                10 millisecs     2%
    schedule                60 millisecs    16%
    assemble                20 millisecs     5%
    Total time             370 millisecs
  Timing stats:
    init                    70 millisecs    43%
    upper                   50 millisecs    31%
    carry                   10 millisecs     6%
    schedule                20 millisecs    12%
    assemble                10 millisecs     6%
    Total time             160 millisecs
  Timing stats:
    init                   110 millisecs    34%
    upper                  100 millisecs    31%
    expand                  10 millisecs     3%
    carry                   20 millisecs     6%
    schedule                60 millisecs    18%
    assemble                20 millisecs     6%
    Total time             320 millisecs
  Timing stats:
    init                   140 millisecs    51%
    upper                   80 millisecs    29%
    schedule                20 millisecs     7%
    assemble                30 millisecs    11%
    Total time             270 millisecs
  Timing stats:
    init                    70 millisecs    36%
    upper                   50 millisecs    26%
    carry                   20 millisecs    10%
    schedule                50 millisecs    26%
    Total time             190 millisecs
  Timing stats:
    init                    30 millisecs    37%
    upper                   30 millisecs    37%
    expand                  10 millisecs    12%
    schedule                10 millisecs    12%
    Total time              80 millisecs
  Timing stats:
    init                    70 millisecs    46%
    upper                   30 millisecs    20%
    expand                  10 millisecs     6%
    carry                   20 millisecs    13%
    assemble                20 millisecs    13%
    Total time             150 millisecs
  Timing stats:
    init                   170 millisecs    42%
    upper                  140 millisecs    35%
    carry                   10 millisecs     2%
    optimize                20 millisecs     5%
    schedule                20 millisecs     5%
    assemble                40 millisecs    10%
    Total time             400 millisecs
  Timing stats:
    init                   180 millisecs     5%
    upper                  140 millisecs     4%
    expand                  90 millisecs     2%
    vectorize              160 millisecs     4%
    unroll                 510 millisecs    14%
    opt2d                  100 millisecs     2%
    vectorize2            1390 millisecs    39%
    unrolln                150 millisecs     4%
    optimize               360 millisecs    10%
    schedule               360 millisecs    10%
    assemble                40 millisecs     1%
    Total time            3480 millisecs
  Timing stats:
    init                   170 millisecs    24%
    upper                  130 millisecs    18%
    expand                  20 millisecs     2%
    carry                  160 millisecs    23%
    opt2d                   20 millisecs     2%
    optimize                40 millisecs     5%
    schedule               120 millisecs    17%
    assemble                30 millisecs     4%
    Total time             690 millisecs
  Timing stats:
    init                    20 millisecs    33%
    upper                   10 millisecs    16%
    carry                   20 millisecs    33%
    schedule                10 millisecs    16%
    Total time              60 millisecs
  Timing stats:
    init                   730 millisecs    37%
    upper                  620 millisecs    31%
    carry                  100 millisecs     5%
    optimize                50 millisecs     2%
    schedule               400 millisecs    20%
    assemble                60 millisecs     3%
    Total time            1960 millisecs
  Timing stats:
    init                    80 millisecs    42%
    upper                   50 millisecs    26%
    expand                  10 millisecs     5%
    carry                   10 millisecs     5%
    schedule                10 millisecs     5%
    assemble                30 millisecs    15%
    Total time             190 millisecs
  Timing stats:
    init                   140 millisecs    40%
    upper                   70 millisecs    20%
    expand                  20 millisecs     5%
    carry                   20 millisecs     5%
    optimize                10 millisecs     2%
    schedule                50 millisecs    14%
    assemble                40 millisecs    11%
    Total time             350 millisecs
  Timing stats:
    init                    80 millisecs    38%
    upper                   70 millisecs    33%
    expand                  20 millisecs     9%
    schedule                20 millisecs     9%
    assemble                20 millisecs     9%
    Total time             210 millisecs
  Timing stats:
    init                   130 millisecs    41%
    upper                   80 millisecs    25%
    expand                  10 millisecs     3%
    carry                   30 millisecs     9%
    opt2d                   10 millisecs     3%
    schedule                30 millisecs     9%
    assemble                20 millisecs     6%
    Total time             310 millisecs
  Timing stats:
    init                  2000 millisecs    40%
    upper                 1500 millisecs    30%
    expand                  90 millisecs     1%
    opt2b                   10 millisecs     0%
    carry                  160 millisecs     3%
    opt2d                   10 millisecs     0%
    optimize                20 millisecs     0%
    schedule               910 millisecs    18%
    assemble               250 millisecs     5%
    Total time            4950 millisecs
  Timing stats:
    init                    80 millisecs    44%
    upper                   40 millisecs    22%
    expand                  20 millisecs    11%
    carry                   10 millisecs     5%
    schedule                20 millisecs    11%
    assemble                10 millisecs     5%
    Total time             180 millisecs
  Timing stats:
    init                   160 millisecs    34%
    upper                   90 millisecs    19%
    expand                  30 millisecs     6%
    carry                   40 millisecs     8%
    opt2d                   10 millisecs     2%
    optimize                30 millisecs     6%
    schedule                70 millisecs    15%
    assemble                30 millisecs     6%
    Total time             460 millisecs
  Timing stats:
    init                   100 millisecs    35%
    upper                   60 millisecs    21%
    expand                  20 millisecs     7%
    carry                   20 millisecs     7%
    optimize                20 millisecs     7%
    schedule                50 millisecs    17%
    assemble                10 millisecs     3%
    Total time             280 millisecs
  Timing stats:
    init                   190 millisecs    45%
    upper                  130 millisecs    30%
    carry                   10 millisecs     2%
    schedule                60 millisecs    14%
    assemble                30 millisecs     7%
    Total time             420 millisecs
  Timing stats:
    init                   100 millisecs    30%
    upper                   90 millisecs    27%
    carry                   30 millisecs     9%
    opt2d                   10 millisecs     3%
    optimize                20 millisecs     6%
    schedule                50 millisecs    15%
    assemble                30 millisecs     9%
    Total time             330 millisecs
  Timing stats:
    init                    80 millisecs    44%
    upper                   80 millisecs    44%
    schedule                20 millisecs    11%
    Total time             180 millisecs
  Timing stats:
    init                   200 millisecs    31%
    upper                  180 millisecs    28%
    expand                  20 millisecs     3%
    carry                   50 millisecs     7%
    opt2d                   10 millisecs     1%
    schedule                80 millisecs    12%
    assemble                90 millisecs    14%
    Total time             630 millisecs
  Timing stats:
    init                    70 millisecs    43%
    upper                   50 millisecs    31%
    expand                  10 millisecs     6%
    carry                   10 millisecs     6%
    schedule                20 millisecs    12%
    Total time             160 millisecs
  Timing stats:
    init                   110 millisecs    30%
    upper                   90 millisecs    25%
    carry                   60 millisecs    16%
    optimize                10 millisecs     2%
    schedule                50 millisecs    13%
    assemble                40 millisecs    11%
    Total time             360 millisecs
  Timing stats:
    init                   130 millisecs    24%
    upper                  120 millisecs    22%
    expand                  10 millisecs     1%
    opt2a                   20 millisecs     3%
    carry                   90 millisecs    16%
    opt2d                   10 millisecs     1%
    optimize                30 millisecs     5%
    schedule               100 millisecs    18%
    assemble                20 millisecs     3%
    Total time             530 millisecs
  Timing stats:
    init                   130 millisecs    34%
    upper                   90 millisecs    23%
    expand                  20 millisecs     5%
    opt2b                   10 millisecs     2%
    carry                   40 millisecs    10%
    opt2d                   10 millisecs     2%
    optimize                10 millisecs     2%
    schedule                50 millisecs    13%
    assemble                20 millisecs     5%
    Total time             380 millisecs
  Timing stats:
    init                   580 millisecs    36%
    upper                  480 millisecs    30%
    expand                  20 millisecs     1%
    opt2b                   10 millisecs     0%
    carry                  110 millisecs     6%
    opt2d                   10 millisecs     0%
    optimize                30 millisecs     1%
    schedule               270 millisecs    16%
    assemble                90 millisecs     5%
    Total time            1600 millisecs
  Timing stats:
    init                   140 millisecs    46%
    upper                   90 millisecs    30%
    schedule                20 millisecs     6%
    assemble                50 millisecs    16%
    Total time             300 millisecs
NVFORTRAN-W-0435-Array declared with zero size (/home/jenkins/workspace/cam_gpu_test/src/chemistry/mozart/short_lived_species.F90: 33)
  0 inform,   1 warnings,   0 severes, 0 fatal for short_lived_species
  Timing stats:
    init                    80 millisecs    47%
    upper                   70 millisecs    41%
    expand                  10 millisecs     5%
    assemble                10 millisecs     5%
    Total time             170 millisecs
  Timing stats:
    init                   320 millisecs    39%
    upper                  240 millisecs    29%
    expand                  30 millisecs     3%
    carry                   60 millisecs     7%
    optimize                10 millisecs     1%
    schedule                80 millisecs     9%
    assemble                70 millisecs     8%
    Total time             810 millisecs
  Timing stats:
    init                   150 millisecs    45%
    upper                  130 millisecs    39%
    optimize                10 millisecs     3%
    schedule                40 millisecs    12%
    Total time             330 millisecs
NVFORTRAN-W-0435-Array declared with zero size (/home/jenkins/workspace/cam_gpu_test/src/chemistry/mozart/short_lived_species.F90: 46)
  Timing stats:
    init                    90 millisecs    47%
    upper                   60 millisecs    31%
    carry                   10 millisecs     5%
    schedule                20 millisecs    10%
    assemble                10 millisecs     5%
    Total time             190 millisecs
  Timing stats:
    init                    90 millisecs    45%
    upper                   50 millisecs    25%
    expand                  10 millisecs     5%
    schedule                30 millisecs    15%
    assemble                20 millisecs    10%
    Total time             200 millisecs
  Timing stats:
    init                   200 millisecs    30%
    upper                  160 millisecs    24%
    expand                  10 millisecs     1%
    opt2b                   10 millisecs     1%
    carry                  100 millisecs    15%
    opt2d                   10 millisecs     1%
    optimize                30 millisecs     4%
    schedule               100 millisecs    15%
    assemble                40 millisecs     6%
    Total time             660 millisecs
NVFORTRAN-W-0435-Array declared with zero size (/home/jenkins/workspace/cam_gpu_test/src/chemistry/mozart/short_lived_species.F90: 202)
NVFORTRAN-W-0435-Array declared with zero size (/home/jenkins/workspace/cam_gpu_test/src/chemistry/mozart/short_lived_species.F90: 249)
  Timing stats:
    init                    70 millisecs    41%
    upper                   60 millisecs    35%
    carry                   10 millisecs     5%
    schedule                20 millisecs    11%
    assemble                10 millisecs     5%
    Total time             170 millisecs
  Timing stats:
    init                   160 millisecs    48%
    upper                   90 millisecs    27%
    expand                  10 millisecs     3%
    schedule                30 millisecs     9%
    assemble                40 millisecs    12%
    Total time             330 millisecs
  Timing stats:
    init                   200 millisecs    44%
    upper                  140 millisecs    31%
    expand                  20 millisecs     4%
    schedule                50 millisecs    11%
    assemble                40 millisecs     8%
    Total time             450 millisecs
  Timing stats:
    init                    90 millisecs    45%
    upper                   40 millisecs    20%
    expand                  20 millisecs    10%
    schedule                20 millisecs    10%
    assemble                30 millisecs    15%
    Total time             200 millisecs
  Timing stats:
    init                   220 millisecs    36%
    upper                  160 millisecs    26%
    expand                  30 millisecs     5%
    carry                   50 millisecs     8%
    optimize                20 millisecs     3%
    schedule                70 millisecs    11%
    assemble                50 millisecs     8%
    Total time             600 millisecs
  Timing stats:
    init                   180 millisecs    45%
    upper                  160 millisecs    40%
    expand                  10 millisecs     2%
    schedule                40 millisecs    10%
    assemble                10 millisecs     2%
    Total time             400 millisecs
  Timing stats:
    init                   100 millisecs    41%
    upper                   90 millisecs    37%
    expand                  10 millisecs     4%
    schedule                30 millisecs    12%
    assemble                10 millisecs     4%
    Total time             240 millisecs
  Timing stats:
    init                   150 millisecs    38%
    upper                  120 millisecs    30%
    carry                   20 millisecs     5%
    schedule                60 millisecs    15%
    assemble                40 millisecs    10%
    Total time             390 millisecs
  Timing stats:
    init                    30 millisecs    50%
    upper                   20 millisecs    33%
    carry                   10 millisecs    16%
    Total time              60 millisecs
  Timing stats:
    init                   250 millisecs    37%
    upper                  170 millisecs    25%
    expand                  20 millisecs     2%
    opt2a                   10 millisecs     1%
    carry                   70 millisecs    10%
    optimize                40 millisecs     5%
    schedule                90 millisecs    13%
    assemble                20 millisecs     2%
    Total time             670 millisecs
  Timing stats:
    init                   170 millisecs    47%
    upper                  130 millisecs    36%
    schedule                50 millisecs    13%
    assemble                10 millisecs     2%
    Total time             360 millisecs
  Timing stats:
    init                    70 millisecs    43%
    upper                   40 millisecs    25%
    expand                  10 millisecs     6%
    carry                   10 millisecs     6%
    schedule                20 millisecs    12%
    assemble                10 millisecs     6%
    Total time             160 millisecs
  Timing stats:
    init                   530 millisecs    44%
    upper                  430 millisecs    35%
    expand                  10 millisecs     0%
    carry                   10 millisecs     0%
    schedule               150 millisecs    12%
    assemble                70 millisecs     5%
    Total time            1200 millisecs
  Timing stats:
    init                   120 millisecs    48%
    upper                   60 millisecs    24%
    expand                  10 millisecs     4%
    carry                   10 millisecs     4%
    schedule                40 millisecs    16%
    assemble                10 millisecs     4%
    Total time             250 millisecs
  Timing stats:
    init                   210 millisecs    42%
    upper                  160 millisecs    32%
    expand                  20 millisecs     4%
    carry                   20 millisecs     4%
    schedule                60 millisecs    12%
    assemble                30 millisecs     6%
    Total time             500 millisecs
  Timing stats:
    init                   120 millisecs    50%
    upper                   80 millisecs    33%
    carry                   10 millisecs     4%
    schedule                10 millisecs     4%
    assemble                20 millisecs     8%
    Total time             240 millisecs
  Timing stats:
    init                    90 millisecs    45%
    upper                   70 millisecs    35%
    schedule                20 millisecs    10%
    assemble                20 millisecs    10%
    Total time             200 millisecs
  Timing stats:
    init                   180 millisecs    43%
    upper                  160 millisecs    39%
    carry                   10 millisecs     2%
    schedule                30 millisecs     7%
    assemble                30 millisecs     7%
    Total time             410 millisecs
  Timing stats:
    init                    30 millisecs    30%
    upper                   30 millisecs    30%
    expand                  10 millisecs    10%
    optimize                10 millisecs    10%
    schedule                20 millisecs    20%
    Total time             100 millisecs
  Timing stats:
    init                    30 millisecs    21%
    upper                   20 millisecs    14%
    expand                  20 millisecs    14%
    carry                   30 millisecs    21%
    optimize                10 millisecs     7%
    schedule                30 millisecs    21%
    Total time             140 millisecs
  Timing stats:
    init                   130 millisecs    48%
    upper                   80 millisecs    29%
    carry                   10 millisecs     3%
    schedule                30 millisecs    11%
    assemble                20 millisecs     7%
    Total time             270 millisecs
  Timing stats:
    init                   100 millisecs    52%
    upper                   50 millisecs    26%
    expand                  10 millisecs     5%
    carry                   10 millisecs     5%
    schedule                10 millisecs     5%
    assemble                10 millisecs     5%
    Total time             190 millisecs
  Timing stats:
    init                   130 millisecs    33%
    upper                  100 millisecs    25%
    carry                   50 millisecs    12%
    optimize                20 millisecs     5%
    schedule                60 millisecs    15%
    assemble                30 millisecs     7%
    Total time             390 millisecs
  Timing stats:
    init                    70 millisecs    31%
    upper                   60 millisecs    27%
    carry                   20 millisecs     9%
    optimize                20 millisecs     9%
    schedule                30 millisecs    13%
    assemble                20 millisecs     9%
    Total time             220 millisecs
  Timing stats:
    init                   220 millisecs    51%
    upper                  100 millisecs    23%
    carry                   20 millisecs     4%
    schedule                50 millisecs    11%
    assemble                40 millisecs     9%
    Total time             430 millisecs
  Timing stats:
    init                   160 millisecs    42%
    upper                  120 millisecs    31%
    carry                   20 millisecs     5%
    optimize                10 millisecs     2%
    schedule                30 millisecs     7%
    assemble                40 millisecs    10%
    Total time             380 millisecs
  Timing stats:
    init                   160 millisecs    35%
    upper                  120 millisecs    26%
    expand                  30 millisecs     6%
    carry                   30 millisecs     6%
    optimize                20 millisecs     4%
    schedule                80 millisecs    17%
    assemble                10 millisecs     2%
    Total time             450 millisecs
  Timing stats:
    init                   430 millisecs    40%
    upper                  350 millisecs    32%
    expand                  10 millisecs     0%
    carry                   40 millisecs     3%
    optimize                10 millisecs     0%
    schedule               140 millisecs    13%
    assemble                90 millisecs     8%
    Total time            1070 millisecs
  Timing stats:
    init                   180 millisecs    41%
    upper                  140 millisecs    32%
    expand                  10 millisecs     2%
    carry                   10 millisecs     2%
    optimize                10 millisecs     2%
    schedule                40 millisecs     9%
    assemble                40 millisecs     9%
    Total time             430 millisecs
  Timing stats:
    init                   100 millisecs    28%
    upper                   90 millisecs    25%
    expand                  20 millisecs     5%
    carry                   60 millisecs    17%
    schedule                70 millisecs    20%
    assemble                10 millisecs     2%
    Total time             350 millisecs
  Timing stats:
    init                    50 millisecs    41%
    upper                   30 millisecs    25%
    expand                  10 millisecs     8%
    schedule                10 millisecs     8%
    assemble                20 millisecs    16%
    Total time             120 millisecs
  Timing stats:
    init                   130 millisecs    38%
    upper                  130 millisecs    38%
    carry                   10 millisecs     2%
    opt2d                   10 millisecs     2%
    schedule                30 millisecs     8%
    assemble                30 millisecs     8%
    Total time             340 millisecs
  Timing stats:
    init                   130 millisecs    38%
    upper                  120 millisecs    35%
    carry                   20 millisecs     5%
    schedule                50 millisecs    14%
    assemble                20 millisecs     5%
    Total time             340 millisecs
  Timing stats:
    init                    60 millisecs    37%
    upper                   50 millisecs    31%
    carry                   10 millisecs     6%
    schedule                30 millisecs    18%
    assemble                10 millisecs     6%
    Total time             160 millisecs
  Timing stats:
    init                    80 millisecs    50%
    upper                   70 millisecs    43%
    carry                   10 millisecs     6%
    Total time             160 millisecs
  Timing stats:
    init                   150 millisecs    23%
    upper                  130 millisecs    20%
    expand                  20 millisecs     3%
    carry                  170 millisecs    26%
    opt2d                   10 millisecs     1%
    optimize                50 millisecs     7%
    schedule                80 millisecs    12%
    assemble                20 millisecs     3%
    Total time             630 millisecs
  Timing stats:
    init                    80 millisecs    40%
    upper                   80 millisecs    40%
    optimize                10 millisecs     5%
    schedule                20 millisecs    10%
    assemble                10 millisecs     5%
    Total time             200 millisecs
  Timing stats:
    init                   230 millisecs    41%
    upper                  150 millisecs    27%
    expand                  30 millisecs     5%
    carry                   10 millisecs     1%
    optimize                10 millisecs     1%
    schedule                60 millisecs    10%
    assemble                60 millisecs    10%
    Total time             550 millisecs
  Timing stats:
    init                   150 millisecs    38%
    upper                  120 millisecs    30%
    expand                  10 millisecs     2%
    carry                   10 millisecs     2%
    optimize                10 millisecs     2%
    schedule                50 millisecs    12%
    assemble                40 millisecs    10%
    Total time             390 millisecs
  Timing stats:
    init                   100 millisecs    40%
    upper                   70 millisecs    28%
    expand                  10 millisecs     4%
    schedule                40 millisecs    16%
    assemble                30 millisecs    12%
    Total time             250 millisecs
  Timing stats:
    init                   190 millisecs    29%
    upper                  150 millisecs    23%
    expand                  20 millisecs     3%
    carry                  100 millisecs    15%
    opt2d                   20 millisecs     3%
    optimize                20 millisecs     3%
    schedule               120 millisecs    18%
    assemble                30 millisecs     4%
    Total time             650 millisecs
  Timing stats:
    init                   250 millisecs    39%
    upper                  190 millisecs    30%
    expand                  10 millisecs     1%
    carry                   50 millisecs     7%
    optimize                20 millisecs     3%
    schedule               100 millisecs    15%
    assemble                10 millisecs     1%
    Total time             630 millisecs
  Timing stats:
    init                   120 millisecs    37%
    upper                   70 millisecs    21%
    expand                  10 millisecs     3%
    carry                   30 millisecs     9%
    opt2d                   10 millisecs     3%
    optimize                10 millisecs     3%
    schedule                40 millisecs    12%
    assemble                30 millisecs     9%
    Total time             320 millisecs
  Timing stats:
    init                   180 millisecs    34%
    upper                  130 millisecs    25%
    carry                   70 millisecs    13%
    opt2d                   10 millisecs     1%
    optimize                20 millisecs     3%
    schedule                80 millisecs    15%
    assemble                30 millisecs     5%
    Total time             520 millisecs
  Timing stats:
    init                   100 millisecs    30%
    upper                  110 millisecs    33%
    expand                  10 millisecs     3%
    carry                   40 millisecs    12%
    optimize                20 millisecs     6%
    schedule                50 millisecs    15%
    Total time             330 millisecs
  Timing stats:
    init                   100 millisecs    45%
    upper                   80 millisecs    36%
    schedule                30 millisecs    13%
    assemble                10 millisecs     4%
    Total time             220 millisecs
  Timing stats:
    init                   170 millisecs    40%
    upper                  150 millisecs    35%
    carry                   10 millisecs     2%
    schedule                60 millisecs    14%
    assemble                30 millisecs     7%
    Total time             420 millisecs
  Timing stats:
    init                   370 millisecs    38%
    upper                  290 millisecs    30%
    carry                   80 millisecs     8%
    opt2d                   10 millisecs     1%
    optimize                10 millisecs     1%
    schedule               120 millisecs    12%
    assemble                70 millisecs     7%
    Total time             950 millisecs
  Timing stats:
    init                   110 millisecs    40%
    upper                  100 millisecs    37%
    carry                   10 millisecs     3%
    schedule                40 millisecs    14%
    assemble                10 millisecs     3%
    Total time             270 millisecs
  Timing stats:
    init                   120 millisecs    25%
    upper                   80 millisecs    16%
    carry                  130 millisecs    27%
    optimize                40 millisecs     8%
    schedule                70 millisecs    14%
    assemble                40 millisecs     8%
    Total time             480 millisecs
  Timing stats:
    init                   600 millisecs    45%
    upper                  440 millisecs    33%
    expand                  10 millisecs     0%
    opt2a                   10 millisecs     0%
    carry                   10 millisecs     0%
    opt2d                   10 millisecs     0%
    optimize                10 millisecs     0%
    schedule               140 millisecs    10%
    assemble                80 millisecs     6%
    Total time            1310 millisecs
  Timing stats:
    init                   190 millisecs    33%
    upper                  130 millisecs    23%
    expand                  10 millisecs     1%
    carry                  100 millisecs    17%
    optimize                20 millisecs     3%
    schedule                80 millisecs    14%
    assemble                30 millisecs     5%
    Total time             560 millisecs
  Timing stats:
    init                   200 millisecs    30%
    upper                  170 millisecs    26%
    expand                  10 millisecs     1%
    carry                  100 millisecs    15%
    opt2d                   10 millisecs     1%
    optimize                40 millisecs     6%
    schedule                70 millisecs    10%
    assemble                50 millisecs     7%
    Total time             650 millisecs
  Timing stats:
    init                   100 millisecs    47%
    upper                   70 millisecs    33%
    schedule                40 millisecs    19%
    Total time             210 millisecs
  Timing stats:
    init                    70 millisecs    35%
    upper                   30 millisecs    15%
    carry                   30 millisecs    15%
    schedule                50 millisecs    25%
    assemble                20 millisecs    10%
    Total time             200 millisecs
  Timing stats:
    init                   110 millisecs    42%
    upper                   70 millisecs    26%
    expand                  10 millisecs     3%
    carry                   10 millisecs     3%
    opt2d                   10 millisecs     3%
    optimize                10 millisecs     3%
    assemble                40 millisecs    15%
    Total time             260 millisecs
  Timing stats:
    init                   120 millisecs    31%
    upper                  100 millisecs    26%
    expand                  10 millisecs     2%
    carry                   50 millisecs    13%
    optimize                10 millisecs     2%
    schedule                60 millisecs    15%
    assemble                30 millisecs     7%
    Total time             380 millisecs
  Timing stats:
    init                   720 millisecs    47%
    upper                  570 millisecs    37%
    expand                  20 millisecs     1%
    schedule               100 millisecs     6%
    assemble               100 millisecs     6%
    Total time            1510 millisecs
  Timing stats:
    init                   110 millisecs    37%
    upper                   90 millisecs    31%
    expand                  10 millisecs     3%
    carry                   20 millisecs     6%
    opt2d                   10 millisecs     3%
    schedule                40 millisecs    13%
    assemble                10 millisecs     3%
    Total time             290 millisecs
  Timing stats:
    init                    80 millisecs    36%
    upper                   80 millisecs    36%
    expand                  10 millisecs     4%
    schedule                30 millisecs    13%
    assemble                20 millisecs     9%
    Total time             220 millisecs
  Timing stats:
    init                   290 millisecs    35%
    upper                  230 millisecs    28%
    expand                  40 millisecs     4%
    carry                   40 millisecs     4%
    optimize                20 millisecs     2%
    schedule               170 millisecs    20%
    assemble                20 millisecs     2%
    Total time             810 millisecs
  Timing stats:
    init                   260 millisecs    18%
    upper                  200 millisecs    13%
    expand                 100 millisecs     6%
    carry                  480 millisecs    33%
    opt2d                   30 millisecs     2%
    optimize                70 millisecs     4%
    schedule               240 millisecs    16%
    assemble                50 millisecs     3%
    Total time            1430 millisecs
  Timing stats:
    init                    50 millisecs    41%
    upper                   40 millisecs    33%
    expand                  10 millisecs     8%
    assemble                20 millisecs    16%
    Total time             120 millisecs
  Timing stats:
    init                    80 millisecs    38%
    upper                   80 millisecs    38%
    expand                  20 millisecs     9%
    schedule                20 millisecs     9%
    assemble                10 millisecs     4%
    Total time             210 millisecs
  Timing stats:
    init                   220 millisecs    41%
    upper                  170 millisecs    32%
    expand                  10 millisecs     1%
    opt2a                   10 millisecs     1%
    optimize                10 millisecs     1%
    schedule                70 millisecs    13%
    assemble                40 millisecs     7%
    Total time             530 millisecs
  Timing stats:
    init                    90 millisecs    45%
    upper                   40 millisecs    20%
    expand                  30 millisecs    15%
    schedule                20 millisecs    10%
    assemble                20 millisecs    10%
    Total time             200 millisecs
  Timing stats:
    init                    90 millisecs    42%
    upper                   60 millisecs    28%
    expand                  10 millisecs     4%
    carry                   10 millisecs     4%
    schedule                20 millisecs     9%
    assemble                20 millisecs     9%
    Total time             210 millisecs
  Timing stats:
    init                    30 millisecs    30%
    upper                   40 millisecs    40%
    expand                  10 millisecs    10%
    schedule                20 millisecs    20%
    Total time             100 millisecs
  Timing stats:
    init                   400 millisecs    41%
    upper                  320 millisecs    33%
    expand                  20 millisecs     2%
    carry                   20 millisecs     2%
    optimize                20 millisecs     2%
    schedule               120 millisecs    12%
    assemble                60 millisecs     6%
    Total time             960 millisecs
  Timing stats:
    init                   130 millisecs    35%
    upper                   90 millisecs    24%
    expand                  20 millisecs     5%
    carry                   30 millisecs     8%
    optimize                10 millisecs     2%
    schedule                50 millisecs    13%
    assemble                40 millisecs    10%
    Total time             370 millisecs
  Timing stats:
    init                   670 millisecs    38%
    upper                  530 millisecs    30%
    expand                  50 millisecs     2%
    opt2b                   10 millisecs     0%
    opt2c                   20 millisecs     1%
    carry                   40 millisecs     2%
    opt2d                   10 millisecs     0%
    schedule               270 millisecs    15%
    assemble               120 millisecs     6%
    Total time            1720 millisecs
  Timing stats:
    init                   190 millisecs    51%
    upper                  120 millisecs    32%
    expand                  10 millisecs     2%
    opt2b                   10 millisecs     2%
    carry                   20 millisecs     5%
    optimize                10 millisecs     2%
    schedule                10 millisecs     2%
    Total time             370 millisecs
  Timing stats:
    init                   540 millisecs    42%
    upper                  430 millisecs    33%
    expand                  40 millisecs     3%
    carry                   30 millisecs     2%
    schedule               140 millisecs    11%
    assemble                90 millisecs     7%
    Total time            1270 millisecs
  Timing stats:
    init                    90 millisecs    16%
    upper                  110 millisecs    20%
    expand                  20 millisecs     3%
    carry                  170 millisecs    30%
    opt2d                   10 millisecs     1%
    optimize                30 millisecs     5%
    schedule                90 millisecs    16%
    assemble                30 millisecs     5%
    Total time             550 millisecs
  Timing stats:
    init                   540 millisecs    46%
    upper                  400 millisecs    34%
    expand                  10 millisecs     0%
    optimize                10 millisecs     0%
    schedule               120 millisecs    10%
    assemble                70 millisecs     6%
    Total time            1150 millisecs
  Timing stats:
    upper                  100 millisecs   100%
    Total time             100 millisecs
  Timing stats:
    init                   190 millisecs    22%
    upper                  160 millisecs    18%
    expand                  40 millisecs     4%
    carry                  230 millisecs    27%
    opt2d                   20 millisecs     2%
    optimize                40 millisecs     4%
    schedule               150 millisecs    17%
    assemble                20 millisecs     2%
    Total time             850 millisecs
  Timing stats:
    init                   100 millisecs    45%
    upper                   70 millisecs    31%
    carry                   10 millisecs     4%
    schedule                20 millisecs     9%
    assemble                20 millisecs     9%
    Total time             220 millisecs
  Timing stats:
    init                    90 millisecs    23%
    upper                   70 millisecs    18%
    expand                  30 millisecs     7%
    opt2a                   10 millisecs     2%
    carry                   50 millisecs    13%
    opt2d                   10 millisecs     2%
    optimize                20 millisecs     5%
    schedule                80 millisecs    21%
    assemble                20 millisecs     5%
    Total time             380 millisecs
  Timing stats:
    init                   130 millisecs    41%
    upper                  110 millisecs    35%
    expand                  10 millisecs     3%
    schedule                30 millisecs     9%
    assemble                30 millisecs     9%
    Total time             310 millisecs
  Timing stats:
    init                    90 millisecs    45%
    upper                   70 millisecs    35%
    schedule                30 millisecs    15%
    assemble                10 millisecs     5%
    Total time             200 millisecs
  Timing stats:
    init                    60 millisecs    37%
    upper                   30 millisecs    18%
    expand                  20 millisecs    12%
    carry                   20 millisecs    12%
    schedule                30 millisecs    18%
    Total time             160 millisecs
  Timing stats:
    init                   130 millisecs    15%
    upper                  120 millisecs    14%
    expand                  30 millisecs     3%
    vectorize              110 millisecs    13%
    unroll                  40 millisecs     4%
    opt2d                   20 millisecs     2%
    vectorize2             120 millisecs    14%
    unrolln                 20 millisecs     2%
    optimize               100 millisecs    12%
    schedule               120 millisecs    14%
    assemble                20 millisecs     2%
    Total time             830 millisecs
  Timing stats:
    init                   200 millisecs    43%
    upper                  120 millisecs    26%
    expand                  10 millisecs     2%
    carry                   20 millisecs     4%
    opt2d                   30 millisecs     6%
    optimize                10 millisecs     2%
    schedule                30 millisecs     6%
    assemble                40 millisecs     8%
    Total time             460 millisecs
  Timing stats:
    init                   190 millisecs    14%
    upper                  140 millisecs    10%
    expand                 110 millisecs     8%
    carry                  580 millisecs    43%
    opt2d                   20 millisecs     1%
    optimize                80 millisecs     6%
    schedule               190 millisecs    14%
    assemble                20 millisecs     1%
    Total time            1330 millisecs
NVFORTRAN-W-0435-Array declared with zero size (/home/jenkins/workspace/cam_gpu_test/src/physics/cam/clubb_intr.F90: 2292)
NVFORTRAN-W-0435-Array declared with zero size (/home/jenkins/workspace/cam_gpu_test/src/physics/cam/clubb_intr.F90: 2392)
NVFORTRAN-W-0435-Array declared with zero size (/home/jenkins/workspace/cam_gpu_test/src/physics/cam/clubb_intr.F90: 2397)
  Timing stats:
    init                    90 millisecs    52%
    upper                   30 millisecs    17%
    carry                   20 millisecs    11%
    assemble                30 millisecs    17%
    Total time             170 millisecs
  Timing stats:
    init                    90 millisecs    42%
    upper                   60 millisecs    28%
    carry                   10 millisecs     4%
    optimize                20 millisecs     9%
    schedule                10 millisecs     4%
    assemble                20 millisecs     9%
    Total time             210 millisecs
  Timing stats:
    init                    70 millisecs    43%
    upper                   40 millisecs    25%
    expand                  10 millisecs     6%
    carry                   10 millisecs     6%
    schedule                20 millisecs    12%
    assemble                10 millisecs     6%
    Total time             160 millisecs
  Timing stats:
    init                   110 millisecs    40%
    upper                   60 millisecs    22%
    expand                  20 millisecs     7%
    carry                   20 millisecs     7%
    schedule                20 millisecs     7%
    assemble                40 millisecs    14%
    Total time             270 millisecs
  Timing stats:
    init                   100 millisecs    35%
    upper                   90 millisecs    32%
    expand                  20 millisecs     7%
    carry                   10 millisecs     3%
    optimize                30 millisecs    10%
    schedule                20 millisecs     7%
    assemble                10 millisecs     3%
    Total time             280 millisecs
  Timing stats:
    init                   130 millisecs    38%
    upper                   90 millisecs    26%
    carry                   40 millisecs    11%
    optimize                10 millisecs     2%
    schedule                40 millisecs    11%
    assemble                30 millisecs     8%
    Total time             340 millisecs
NVFORTRAN-W-0155-Constant or Parameter used in data clause - sclr_tol (/home/jenkins/workspace/cam_gpu_test/src/physics/cam/clubb_intr.F90: 2885)
  0 inform,   1 warnings,   0 severes, 0 fatal for clubb_tend_cam
  Timing stats:
    init                   280 millisecs    44%
    upper                  180 millisecs    28%
    expand                  10 millisecs     1%
    carry                   30 millisecs     4%
    optimize                10 millisecs     1%
    schedule                80 millisecs    12%
    assemble                40 millisecs     6%
    Total time             630 millisecs
  Timing stats:
    init                    50 millisecs    29%
    upper                   40 millisecs    23%
    expand                  10 millisecs     5%
    carry                   20 millisecs    11%
    opt2d                   10 millisecs     5%
    schedule                20 millisecs    11%
    assemble                20 millisecs    11%
    Total time             170 millisecs
  Timing stats:
    init                   240 millisecs    34%
    upper                  190 millisecs    27%
    expand                  30 millisecs     4%
    carry                   50 millisecs     7%
    optimize                30 millisecs     4%
    schedule               110 millisecs    15%
    assemble                40 millisecs     5%
    Total time             690 millisecs
  Timing stats:
    init                   180 millisecs    38%
    upper                  180 millisecs    38%
    carry                   30 millisecs     6%
    schedule                40 millisecs     8%
    assemble                40 millisecs     8%
    Total time             470 millisecs
  Timing stats:
    init                   210 millisecs    38%
    upper                  170 millisecs    31%
    carry                   30 millisecs     5%
    opt2d                   20 millisecs     3%
    optimize                10 millisecs     1%
    schedule                70 millisecs    12%
    assemble                30 millisecs     5%
    Total time             540 millisecs
  Timing stats:
    init                   100 millisecs    43%
    upper                   80 millisecs    34%
    carry                   10 millisecs     4%
    schedule                20 millisecs     8%
    assemble                20 millisecs     8%
    Total time             230 millisecs
  Timing stats:
    init                   280 millisecs    41%
    upper                  180 millisecs    26%
    expand                  20 millisecs     2%
    opt2c                   10 millisecs     1%
    carry                   50 millisecs     7%
    opt2d                   10 millisecs     1%
    optimize                10 millisecs     1%
    schedule                80 millisecs    11%
    assemble                40 millisecs     5%
    Total time             680 millisecs
clubb_tend_cam:
   2808, Generating create(pdf_params_chnk%w_2(:,:)) [if not already present]
         Generating copyin(pdf_params_chnk(lchnk)) [if not already present]
         Generating copy(rtpthvp_pbuf(:,:)) [if not already present]
         Generating create(sfc_elevation(:)) [if not already present]
         Generating copyin(state_loc%pmid(:,:),state_loc%t(:,:),state_loc%u(:,:),state_loc%s(:,:),state_loc%pint(:,:),state_loc%zi(:,:),state_loc%pdeldry(:,:),state_loc%omega(:,:),state_loc%pdel(:,:),state_loc%q(:,:,:),state_loc%phis(:),state_loc%v(:,:),state_loc%lat(:),state_loc,cam_in%shf(:),cam_in%wsx(:),cam_in,cam_in%cflx(:,:),eleak(:)) [if not already present]
         Generating create(err_info%err_code(:)) [if not already present]
         Generating copyout(clubbtop_pbuf(:),qclvar(:,:)) [if not already present]
         Generating copyin(sclr_idx) [if not already present]
         Generating create(deltaz(:)) [if not already present]
         Generating copyin(cam_in%wsy(:)) [if not already present]
         Generating create(clubb_params(:,:),fcor_y(:)) [if not already present]
         Generating copyin(grid_dx(:),clubb_params_single_col(:,:)) [if not already present]
         Generating copyout(clubb_s(:,:)) [if not already present]
         Generating copyin(pdf_params_zm_chnk(lchnk)) [if not already present]
         Generating copy(wp4_pbuf(:,:)) [if not already present]
         Generating copyout(rcm(:,:)) [if not already present]
         Generating copy(rc_coef_zm_pbuf(:,:)) [if not already present]
         Generating create(cloud_cover(:,:)) [if not already present]
         Generating copyin(state_loc%zm(:,:)) [if not already present]
         Generating copyout(rho_zt(:,:)) [if not already present]
         Generating create(ug(:,:),vg(:,:),wm_zm(:,:)) [if not already present]
         Generating copyin(err_info%err_header(:)) [if not already present]
         Generating copyout(zi_g(:,:)) [if not already present]
         Generating copy(wpvp2_pbuf(:,:),ice_supersat_frac_pbuf(:,:)) [if not already present]
         Generating create(rho_ds_zt(:,:)) [if not already present]
         Generating copyout(rho_zm(:,:)) [if not already present]
         Generating create(pdf_params_chnk%rsatl_2(:,:)) [if not already present]
         Generating copyout(pdf_params_chnk%rt_1(:,:)) [if not already present]
         Generating create(pdf_params_chnk%thl_2(:,:)) [if not already present]
         Generating copyout(pdf_params_chnk%varnce_rt_1(:,:)) [if not already present]
         Generating create(pdf_params_chnk%ice_supersat_frac_2(:,:),khzm(:,:)) [if not already present]
         Generating copy(uprcp_pbuf(:,:),vprcp_pbuf(:,:)) [if not already present]
         Generating create(um_ref(:,:),vm_ref(:,:)) [if not already present]
         Generating copy(up2_pbuf(:,:),vp2_pbuf(:,:)) [if not already present]
         Generating create(wprtp_forcing(:,:),wpthlp_forcing(:,:)) [if not already present]
         Generating copyout(wm_zt(:,:)) [if not already present]
         Generating copy(wp2vp2_pbuf(:,:)) [if not already present]
         Generating create(rtp2_forcing(:,:)) [if not already present]
         Generating copy(rtp2_pbuf(:,:)) [if not already present]
         Generating create(thlp2_forcing(:,:)) [if not already present]
         Generating copy(thlp2_pbuf(:,:)) [if not already present]
         Generating create(rtpthlp_forcing(:,:),wpthlp_sfc(:)) [if not already present]
         Generating copy(wp2thlp_pbuf(:,:),wp2up2_pbuf(:,:)) [if not already present]
         Generating copyin(grid_dy(:)) [if not already present]
         Generating copy(rtpthlp_pbuf(:,:)) [if not already present]
         Generating create(thlprcp(:,:)) [if not already present]
         Generating copy(wp2_pbuf(:,:),wp2rtp_pbuf(:,:),up3_pbuf(:,:),vp3_pbuf(:,:)) [if not already present]
         Generating copyin(rairv(:,:,:)) [if not already present]
         Generating copy(wp3_pbuf(:,:),wpthvp_pbuf(:,:),wpup2_pbuf(:,:),wp2thvp_pbuf(:,:),wp2up_pbuf(:,:)) [if not already present]
         Generating create(um_forcing(:,:),vm_forcing(:,:)) [if not already present]
         Generating copy(upwp_pbuf(:,:),vpwp_pbuf(:,:)) [if not already present]
         Generating create(invrs_tau_zm(:,:)) [if not already present]
         Generating copy(khzm_pbuf(:,:),thlp3_pbuf(:,:)) [if not already present]
         Generating create(w_down_in_cloud(:,:),vpwp_sfc_pert(:),cloudy_downdraft_frac(:,:)) [if not already present]
         Generating copyout(cloud_frac(:,:)) [if not already present]
         Generating copyin(cld_pbuf(:,:)) [if not already present]
         Generating create(invrs_rho_ds_zt(:,:),khzt(:,:),invrs_dz_g(:,:)) [if not already present]
         Generating copyout(exner(:,:)) [if not already present]
         Generating create(fcor(:)) [if not already present]
         Generating copyin(se_dis(:)) [if not already present]
         Generating copyout(thlm(:,:),rtm(:,:),um(:,:),vm(:,:),wprcp(:,:)) [if not already present]
         Generating create(wprtp_sfc(:),rtm_ref(:,:),thlm_ref(:,:)) [if not already present]
         Generating copy(rtp3_pbuf(:,:)) [if not already present]
         Generating create(w_up_in_cloud(:,:)) [if not already present]
         Generating copy(wpthlp_pbuf(:,:),wprtp_pbuf(:,:)) [if not already present]
         Generating create(upwp_pert(:,:),vpwp_pert(:,:)) [if not already present]
         Generating copyout(invrs_cpairv(:,:)) [if not already present]
         Generating create(p_in_pa(:,:),upwp_sfc(:),vpwp_sfc(:),rtm_forcing(:,:),thlm_forcing(:,:),um_pert(:,:),vm_pert(:,:),thv_ds_zt(:,:),upwp_sfc_pert(:),lscale(:,:),rfrzm(:,:),rho_ds_zm(:,:),invrs_exner_zt(:,:),invrs_rho_ds_zm(:,:)) [if not already present]
         Generating copy(thlpthvp_pbuf(:,:)) [if not already present]
         Generating create(thv_ds_zm(:,:)) [if not already present]
         Generating copyout(rcm_in_layer(:,:)) [if not already present]
         Generating create(cloudy_updraft_frac(:,:)) [if not already present]
         Generating copyin(cpairv(:,:,:),err_info) [if not already present]
         Generating create(pdf_params_chnk%varnce_w_2(:,:),pdf_params_chnk%w_1(:,:),pdf_params_chnk%varnce_thl_2(:,:),pdf_params_chnk%varnce_w_1(:,:),pdf_params_chnk%stdev_eta_2(:,:),pdf_params_chnk%thl_1(:,:)) [if not already present]
         Generating copyout(pdf_params_chnk%varnce_rt_2(:,:)) [if not already present]
         Generating create(pdf_params_chnk%varnce_thl_1(:,:),pdf_params_chnk%corr_w_eta_2(:,:),pdf_params_chnk%corr_w_rt_1(:,:),pdf_params_chnk%corr_w_rt_2(:,:),pdf_params_chnk%corr_w_thl_1(:,:),pdf_params_chnk%corr_chi_eta_2(:,:),pdf_params_chnk%corr_rt_thl_1(:,:),pdf_params_chnk%alpha_rt(:,:),p_sfc(:),pdf_params_chnk%covar_chi_eta_2(:,:),pdf_params_chnk%crt_1(:,:),pdf_params_chnk%crt_2(:,:),pdf_params_chnk%cthl_1(:,:),pdf_params_chnk%alpha_thl(:,:),pdf_params_chnk%chi_1(:,:)) [if not already present]
         Generating copyout(pdf_params_chnk%rt_2(:,:)) [if not already present]
         Generating create(pdf_params_chnk%stdev_chi_1(:,:),pdf_params_chnk%stdev_chi_2(:,:),pdf_params_chnk%stdev_eta_1(:,:),pdf_params_chnk%corr_w_thl_2(:,:),pdf_params_chnk%covar_chi_eta_1(:,:),pdf_params_chnk%corr_rt_thl_2(:,:),pdf_params_chnk%corr_w_chi_1(:,:),pdf_params_chnk%corr_w_chi_2(:,:),pdf_params_chnk%corr_w_eta_1(:,:),pdf_params_chnk%cloud_frac_2(:,:),pdf_params_chnk%corr_chi_eta_1(:,:),pdf_params_chnk%rc_2(:,:),pdf_params_chnk%rsatl_1(:,:)) [if not already present]
         Generating copyout(pdf_params_chnk%mixt_frac(:,:)) [if not already present]
         Generating create(pdf_params_chnk%rc_1(:,:),pdf_params_chnk%chi_2(:,:),pdf_params_chnk%cloud_frac_1(:,:),pdf_params_chnk%cthl_2(:,:),pdf_params_chnk%ice_supersat_frac_1(:,:)) [if not already present]
         Generating copyout(zt_g(:,:)) [if not already present]
   2858, Generating copy(pdf_zm_varnce_w_2_pbuf(:,:),pdf_zm_w_1_pbuf(:,:),pdf_zm_mixt_frac_pbuf(:,:),pdf_zm_varnce_w_1_pbuf(:,:),pdf_params_zm_chnk%w_2(:,:),pdf_params_zm_chnk%varnce_w_2(:,:),pdf_params_zm_chnk%w_1(:,:)) [if not already present]
         Generating create(pdf_params_zm_chnk%varnce_thl_2(:,:)) [if not already present]
         Generating copy(pdf_params_zm_chnk%varnce_w_1(:,:)) [if not already present]
         Generating create(pdf_params_zm_chnk%ice_supersat_frac_2(:,:),pdf_params_zm_chnk%rsatl_2(:,:),pdf_params_zm_chnk%rt_1(:,:),pdf_params_zm_chnk%thl_2(:,:),pdf_params_zm_chnk%varnce_rt_1(:,:),pdf_params_zm_chnk%stdev_eta_2(:,:),pdf_params_zm_chnk%thl_1(:,:),pdf_params_zm_chnk%varnce_rt_2(:,:),pdf_params_zm_chnk%varnce_thl_1(:,:),pdf_params_zm_chnk%corr_w_eta_2(:,:),pdf_params_zm_chnk%corr_w_rt_1(:,:),pdf_params_zm_chnk%corr_w_rt_2(:,:),pdf_params_zm_chnk%corr_w_thl_1(:,:),pdf_params_zm_chnk%corr_chi_eta_2(:,:),pdf_params_zm_chnk%corr_rt_thl_1(:,:),pdf_params_zm_chnk%alpha_rt(:,:),pdf_params_zm_chnk%covar_chi_eta_2(:,:),pdf_params_zm_chnk%crt_1(:,:),pdf_params_zm_chnk%crt_2(:,:),pdf_params_zm_chnk%cthl_1(:,:),pdf_params_zm_chnk%alpha_thl(:,:),pdf_params_zm_chnk%chi_1(:,:),pdf_params_zm_chnk%rt_2(:,:),pdf_params_zm_chnk%stdev_chi_1(:,:),pdf_params_zm_chnk%stdev_chi_2(:,:),pdf_params_zm_chnk%stdev_eta_1(:,:),pdf_params_zm_chnk%corr_w_thl_2(:,:),pdf_params_zm_chnk%covar_chi_eta_1(:,:),pdf_params_zm_chnk%corr_rt_thl_2(:,:),pdf_params_zm_chnk%corr_w_chi_1(:,:),pdf_params_zm_chnk%corr_w_chi_2(:,:),pdf_params_zm_chnk%corr_w_eta_1(:,:),pdf_params_zm_chnk%cloud_frac_2(:,:),pdf_params_zm_chnk%corr_chi_eta_1(:,:),pdf_params_zm_chnk%rc_2(:,:),pdf_params_zm_chnk%rsatl_1(:,:)) [if not already present]
         Generating copy(pdf_params_zm_chnk%mixt_frac(:,:)) [if not already present]
         Generating create(pdf_params_zm_chnk%rc_1(:,:),pdf_params_zm_chnk%chi_2(:,:),pdf_params_zm_chnk%cloud_frac_1(:,:),pdf_params_zm_chnk%cthl_2(:,:),pdf_params_zm_chnk%ice_supersat_frac_1(:,:)) [if not already present]
         Generating copy(pdf_zm_w_2_pbuf(:,:)) [if not already present]
   2885, Generating create(wpsclrp(:,:,:),sclrm(:,:,:),sclrpthvp(:,:,:),sclrm_forcing(:,:,:),sclrp2(:,:,:),sclrp3(:,:,:),sclrprtp(:,:,:),sclrpthlp(:,:,:),wpsclrp_sfc(:,:)) [if not already present]
   2889, Generating create(edsclrm_forcing(:,:,:)) [if not already present]
         Generating copyout(edsclr(:,:,:)) [if not already present]
         Generating create(wpedsclrp_sfc(:,:)) [if not already present]
   2893, Generating copyin(hm_metadata) [if not already present]
         Generating create(wphydrometp(:,:,:),wp2hmp(:,:,:),thlphmp_zt(:,:,:)) [if not already present]
         Generating copyin(hm_metadata%l_mix_rat_hm(:)) [if not already present]
         Generating create(rtphmp_zt(:,:,:)) [if not already present]
   2901, Generating implicit firstprivate(nzt_clubb,ncol)
         Generating NVIDIA GPU code
       2902, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       2903,   ! blockidx%x threadidx%x collapsed
   2925, Generating implicit firstprivate(nzm_clubb,ncol)
         Generating NVIDIA GPU code
       2926, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       2927,   ! blockidx%x threadidx%x collapsed
   2934, Generating implicit firstprivate(ncol)
         Generating NVIDIA GPU code
       2935, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
   2935, Generating implicit firstprivate(omega)
   2988, Generating implicit firstprivate(edsclr_dim,nzt_clubb,ncol)
         Generating NVIDIA GPU code
       2989, !$acc loop gang, vector(128) collapse(3) ! blockidx%x threadidx%x
       2990,   ! blockidx%x threadidx%x collapsed
       2991,   ! blockidx%x threadidx%x collapsed
   2988, Generating default present(edsclrm_forcing(:,:,:))
   2999, Generating implicit firstprivate(ncol,edsclr_dim)
         Generating NVIDIA GPU code
       3000, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       3001,   ! blockidx%x threadidx%x collapsed
   2999, Generating default present(wpedsclrp_sfc(:,:))
   3009, Generating implicit firstprivate(hydromet_dim,nzt_clubb,ncol)
         Generating NVIDIA GPU code
       3010, !$acc loop gang, vector(128) collapse(3) ! blockidx%x threadidx%x
       3011,   ! blockidx%x threadidx%x collapsed
       3012,   ! blockidx%x threadidx%x collapsed
   3009, Generating default present(wp2hmp(:,:,:),thlphmp_zt(:,:,:),rtphmp_zt(:,:,:))
   3020, Generating implicit firstprivate(hydromet_dim,nzm_clubb,ncol)
         Generating NVIDIA GPU code
       3021, !$acc loop gang, vector(128) collapse(3) ! blockidx%x threadidx%x
       3022,   ! blockidx%x threadidx%x collapsed
       3023,   ! blockidx%x threadidx%x collapsed
   3020, Generating default present(wphydrometp(:,:,:))
   3131, Generating implicit firstprivate(ncol)
         Generating NVIDIA GPU code
       3132, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       3133,   ! blockidx%x threadidx%x collapsed
   3138, Generating implicit firstprivate(ncol)
         Generating NVIDIA GPU code
       3139, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       3140,   ! blockidx%x threadidx%x collapsed
   3140, Generating implicit firstprivate(lchnk)
   3146, Generating implicit firstprivate(ncol,nzt_clubb)
         Generating NVIDIA GPU code
       3147, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       3148,   ! blockidx%x threadidx%x collapsed
   3148, Generating implicit firstprivate(trop_cloud_top_lev,rga,k_cam)
   3166, Generating implicit firstprivate(ncol,nzt_clubb)
         Generating NVIDIA GPU code
       3167, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       3168,   ! blockidx%x threadidx%x collapsed
   3168, Generating implicit firstprivate(lchnk,ixq,k_cam,zvir,trop_cloud_top_lev,ixcldliq)
   3194, Generating implicit firstprivate(ncol,nzt_clubb)
         Generating NVIDIA GPU code
       3195, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       3196,   ! blockidx%x threadidx%x collapsed
   3196, Generating implicit firstprivate(trop_cloud_top_lev,k_cam,ixcldice,gravit)
   3213, Generating implicit firstprivate(ncol)
         Generating NVIDIA GPU code
       3214, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
   3227, Generating implicit firstprivate(ncol,nzm_clubb)
         Generating NVIDIA GPU code
       3228, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       3229,   ! blockidx%x threadidx%x collapsed
   3229, Generating implicit firstprivate(trop_cloud_top_lev,k_cam)
   3266, Generating update self(deltaz(:),zt_g(:,:),zi_g(:,:),sfc_elevation(:),clubb_params(:,:))
   3299, Generating copyin(gr%weights_zt2zm(:,:,:),gr%zm(:,:),gr,gr%dzm(:,:),gr%invrs_dzm(:,:),gr%dzt(:,:),gr%weights_zm2zt(:,:,:),gr%invrs_dzt(:,:),gr%zt(:,:),nu_vert_res_dep%nu10(:),nu_vert_res_dep%nu9(:),nu_vert_res_dep%nu8(:),nu_vert_res_dep,nu_vert_res_dep%nu6(:),nu_vert_res_dep%nu1(:),nu_vert_res_dep%nu2(:)) [if not already present]
   3328, Generating implicit firstprivate(nzm_clubb,ncol)
         Generating NVIDIA GPU code
       3329, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       3330,   ! blockidx%x threadidx%x collapsed
   3348, Generating implicit firstprivate(ncol)
         Generating NVIDIA GPU code
       3349, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
   3349, Generating implicit firstprivate(nzt_clubb,nzm_clubb,lchnk)
   3412, Generating update self(cam_in%wsx(:),cam_in%wsy(:),state_loc%pmid(:,:),state_loc%v(:,:),state_loc%u(:,:),state_loc%t(:,:))
   3426, Generating update device(vpwp_sfc(:),upwp_sfc(:))
   3432, Generating implicit firstprivate(ncol)
         Generating NVIDIA GPU code
       3433, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
   3433, Generating implicit firstprivate(nzm_clubb)
   3446, Generating implicit firstprivate(ncol,nzm_clubb)
         Generating NVIDIA GPU code
       3447, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       3448,   ! blockidx%x threadidx%x collapsed
   3446, Generating default present(pdf_zm_varnce_w_1_pbuf(:,:),pdf_zm_mixt_frac_pbuf(:,:),pdf_zm_w_2_pbuf(:,:),pdf_zm_w_1_pbuf(:,:),pdf_zm_varnce_w_2_pbuf(:,:))
   3448, Generating implicit firstprivate(lchnk)
   3470, Generating implicit firstprivate(ncol,nzt_clubb)
         Generating NVIDIA GPU code
       3471, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       3472,   ! blockidx%x threadidx%x collapsed
   3470, Generating default present(edsclr(:,:,:))
   3472, Generating implicit firstprivate(trop_cloud_top_lev,k_cam,icnt)
   3723, Generating update self(wp2up_pbuf(:,:),wp2thvp_pbuf(:,:),wpvp2_pbuf(:,:),wpup2_pbuf(:,:),wpthvp_pbuf(:,:),wp3_pbuf(:,:),ice_supersat_frac_pbuf(:,:),vp3_pbuf(:,:),up3_pbuf(:,:),wp2rtp_pbuf(:,:),wp2_pbuf(:,:),thlp3_pbuf(:,:),rtpthlp_pbuf(:,:),wp2up2_pbuf(:,:),wp2thlp_pbuf(:,:),wpthlp_pbuf(:,:),rtp3_pbuf(:,:),thlp2_pbuf(:,:),rtpthvp_pbuf(:,:),rtp2_pbuf(:,:),rc_coef_zm_pbuf(:,:),wp2vp2_pbuf(:,:),vpwp_pbuf(:,:),wprtp_pbuf(:,:),wp4_pbuf(:,:),vp2_pbuf(:,:),up2_pbuf(:,:),upwp_pbuf(:,:),thlpthvp_pbuf(:,:),vprcp_pbuf(:,:),uprcp_pbuf(:,:))
   3780, Generating update device(wp2up_pbuf(:,:),wp2thvp_pbuf(:,:),wpup2_pbuf(:,:),wpvp2_pbuf(:,:),wpthvp_pbuf(:,:),wp3_pbuf(:,:),ice_supersat_frac_pbuf(:,:),vp3_pbuf(:,:),up3_pbuf(:,:),wp2rtp_pbuf(:,:),wp2_pbuf(:,:),thlp3_pbuf(:,:),rtpthlp_pbuf(:,:),wp2up2_pbuf(:,:),wp2thlp_pbuf(:,:),wpthlp_pbuf(:,:),rtp3_pbuf(:,:),thlp2_pbuf(:,:),rtpthvp_pbuf(:,:),rtp2_pbuf(:,:),rc_coef_zm_pbuf(:,:),wp2vp2_pbuf(:,:),vpwp_pbuf(:,:),wprtp_pbuf(:,:),wp4_pbuf(:,:),vp2_pbuf(:,:),up2_pbuf(:,:),upwp_pbuf(:,:),thlpthvp_pbuf(:,:),vprcp_pbuf(:,:),uprcp_pbuf(:,:))
   4040, Generating implicit firstprivate(nzt_clubb,ncol)
         Generating NVIDIA GPU code
       4041, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       4042,   ! blockidx%x threadidx%x collapsed
   4048, Generating implicit firstprivate(ncol,nzm_clubb)
         Generating NVIDIA GPU code
       4049, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       4050,   ! blockidx%x threadidx%x collapsed
   4050, Generating implicit firstprivate(trop_cloud_top_lev,k_cam)
   4059, Generating implicit firstprivate(ncol,nzm_clubb)
         Generating NVIDIA GPU code
       4060, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       4061,   ! blockidx%x threadidx%x collapsed
   4059, Generating default present(pdf_zm_varnce_w_1_pbuf(:,:),pdf_zm_mixt_frac_pbuf(:,:),pdf_zm_w_2_pbuf(:,:),pdf_zm_w_1_pbuf(:,:),pdf_zm_varnce_w_2_pbuf(:,:))
   4061, Generating implicit firstprivate(lchnk)
   4072, Generating implicit firstprivate(ncol,trop_cloud_top_lev)
         Generating NVIDIA GPU code
       4073, !$acc loop gang, vector(128) collapse(2) ! blockidx%x threadidx%x
       4074,   ! blockidx%x threadidx%x collapsed
   4074, Generating implicit firstprivate(gravit,lchnk,k_clubb)
   4087, Generating implicit firstprivate(ncol)
         Generating NVIDIA GPU code
       4088, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
   4088, Generating implicit firstprivate(trop_cloud_top_lev,k_clubb)
   4091, Complex loop carried dependence of clubbtop_pbuf prevents parallelization
         Loop carried reuse of clubbtop_pbuf prevents parallelization
         Loop carried scalar dependence for k_clubb at line 4091
   4097, Generating implicit firstprivate(ncol,trop_cloud_top_lev)
         Generating NVIDIA GPU code
       4098, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
       4112, !$acc loop seq
             Generating implicit reduction(+:se_a,wv_a,wl_a,ke_a)
       4123, !$acc loop seq
             Generating implicit reduction(+:se_b,wv_b,wl_b,ke_b)
   4098, Generating implicit firstprivate(ke_b,invrs_hdtime,wl_b,te_b,se_a,ke_a,wv_b,wv_a,wl_a,se_b,te_a,hdtime)
   4112, Loop is parallelizable
         Generating implicit firstprivate(rga,k_clubb)
   4123, Loop is parallelizable
         Generating implicit firstprivate(ixq,ixcldliq)
   4154, Generating implicit firstprivate(ncol)
         Generating NVIDIA GPU code
       4155, !$acc loop gang, vector(128) ! blockidx%x threadidx%x
       4157, !$acc loop seq
   4155, Generating implicit private(k,gravit)
   4157, Complex loop carried dependence of clubb_s prevents parallelization
         Loop carried dependence of clubb_s prevents parallelization
         Loop carried backward dependence of clubb_s prevents vectorization
         Generating implicit firstprivate(trop_cloud_top_lev,k_clubb)
         Loop carried dependence of clubb_s prevents parallelization
  Timing stats:
    init                   150 millisecs    42%
    upper                  120 millisecs    34%
    expand                  10 millisecs     2%
    carry                   10 millisecs     2%
    optimize                10 millisecs     2%
    schedule                30 millisecs     8%
    assemble                20 millisecs     5%
    Total time             350 millisecs
  Timing stats:
    init                   370 millisecs     3%
    upper                  330 millisecs     2%
    expand                 240 millisecs     2%
    opt2a                   10 millisecs     0%
    pfo                     50 millisecs     0%
    accel                  700 millisecs     5%
    opt2b                   20 millisecs     0%
    opt2c                   20 millisecs     0%
    carry                 7120 millisecs    60%
    opt2d                  350 millisecs     2%
    optimize              1010 millisecs     8%
    schedule              1530 millisecs    12%
    assemble                60 millisecs     0%
    Total time           11810 millisecs
  Timing stats:
    init                   260 millisecs    36%
    upper                  190 millisecs    26%
    opt2c                   10 millisecs     1%
    carry                   70 millisecs     9%
    optimize                20 millisecs     2%
    schedule               100 millisecs    14%
    assemble                60 millisecs     8%
    Total time             710 millisecs
  Timing stats:
    init                   510 millisecs    37%
    upper                  390 millisecs    28%
    expand                  40 millisecs     2%
    carry                  100 millisecs     7%
    opt2d                   10 millisecs     0%
    optimize                20 millisecs     1%
    schedule               190 millisecs    13%
    assemble               110 millisecs     8%
    Total time            1370 millisecs
  Timing stats:
    init                   530 millisecs    37%
    upper                  430 millisecs    30%
    expand                  20 millisecs     1%
    opt2c                   10 millisecs     0%
    carry                  120 millisecs     8%
    optimize                40 millisecs     2%
    schedule               220 millisecs    15%
    assemble                50 millisecs     3%
    Total time            1420 millisecs
  Timing stats:
    init                   130 millisecs    11%
    upper                  110 millisecs    10%
    expand                  40 millisecs     3%
    carry                  490 millisecs    44%
    opt2d                   30 millisecs     2%
    optimize               110 millisecs    10%
    schedule               170 millisecs    15%
    assemble                20 millisecs     1%
    Total time            1100 millisecs
  Timing stats:
    init                   270 millisecs    43%
    upper                  230 millisecs    37%
    schedule                90 millisecs    14%
    assemble                30 millisecs     4%
    Total time             620 millisecs
  Timing stats:
    init                    90 millisecs    36%
    upper                   60 millisecs    24%
    expand                  20 millisecs     8%
    carry                   20 millisecs     8%
    optimize                10 millisecs     4%
    schedule                20 millisecs     8%
    assemble                30 millisecs    12%
    Total time             250 millisecs
  Timing stats:
    init                    90 millisecs    17%
    upper                   60 millisecs    11%
    expand                  40 millisecs     7%
    carry                  180 millisecs    35%
    opt2d                   10 millisecs     1%
    optimize                30 millisecs     5%
    schedule                90 millisecs    17%
    assemble                10 millisecs     1%
    Total time             510 millisecs
  Timing stats:
    upper                  230 millisecs   100%
    Total time             230 millisecs
  Timing stats:
    init                    80 millisecs    30%
    upper                   70 millisecs    26%
    expand                  20 millisecs     7%
    carry                   20 millisecs     7%
    optimize                10 millisecs     3%
    schedule                40 millisecs    15%
    assemble                20 millisecs     7%
    Total time             260 millisecs
  Timing stats:
    init                   230 millisecs     3%
    upper                  200 millisecs     2%
    expand                 200 millisecs     2%
    opt2a                   10 millisecs     0%
    vectorize             3250 millisecs    43%
    carry                  110 millisecs     1%
    unroll                 390 millisecs     5%
    opt2d                  160 millisecs     2%
    vectorize2            1200 millisecs    16%
    unrolln                230 millisecs     3%
    optimize              1020 millisecs    13%
    schedule               420 millisecs     5%
    assemble                40 millisecs     0%
    Total time            7460 millisecs
  Timing stats:
    init                    50 millisecs    55%
    upper                   20 millisecs    22%
    expand                  10 millisecs    11%
    schedule                10 millisecs    11%
    Total time              90 millisecs
  Timing stats:
    init                   150 millisecs    46%
    upper                  130 millisecs    40%
    schedule                20 millisecs     6%
    assemble                20 millisecs     6%
    Total time             320 millisecs
  Timing stats:
    init                   430 millisecs    39%
    upper                  340 millisecs    31%
    expand                  20 millisecs     1%
    carry                   30 millisecs     2%
    optimize                10 millisecs     0%
    schedule               120 millisecs    11%
    assemble               140 millisecs    12%
    Total time            1090 millisecs
  Timing stats:
    init                    40 millisecs    30%
    upper                   30 millisecs    23%
    expand                  30 millisecs    23%
    carry                   10 millisecs     7%
    schedule                20 millisecs    15%
    Total time             130 millisecs
  Timing stats:
    init                    90 millisecs    16%
    upper                  100 millisecs    18%
    expand                  10 millisecs     1%
    carry                  180 millisecs    33%
    opt2d                   10 millisecs     1%
    optimize                60 millisecs    11%
    schedule                60 millisecs    11%
    assemble                20 millisecs     3%
    Total time             530 millisecs
  Timing stats:
    init                   280 millisecs    35%
    upper                  220 millisecs    27%
    expand                  10 millisecs     1%
    carry                   60 millisecs     7%
    opt2d                   10 millisecs     1%
    optimize                30 millisecs     3%
    schedule               110 millisecs    13%
    assemble                80 millisecs    10%
    Total time             800 millisecs
  Timing stats:
    init                   130 millisecs    38%
    upper                   90 millisecs    26%
    expand                  10 millisecs     2%
    carry                   30 millisecs     8%
    optimize                10 millisecs     2%
    schedule                40 millisecs    11%
    assemble                30 millisecs     8%
    Total time             340 millisecs
  Timing stats:
    init                   190 millisecs    30%
    upper                  170 millisecs    27%
    expand                  20 millisecs     3%
    carry                   70 millisecs    11%
    opt2d                   10 millisecs     1%
    optimize                10 millisecs     1%
    schedule               100 millisecs    16%
    assemble                50 millisecs     8%
    Total time             620 millisecs
  Timing stats:
    init                   350 millisecs    35%
    upper                  240 millisecs    24%
    expand                  10 millisecs     1%
    opt2c                   10 millisecs     1%
    carry                  140 millisecs    14%
    opt2d                   20 millisecs     2%
    optimize                30 millisecs     3%
    schedule               150 millisecs    15%
    assemble                50 millisecs     5%
    Total time            1000 millisecs
  Timing stats:
    init                   300 millisecs    37%
    upper                  230 millisecs    28%
    expand                  20 millisecs     2%
    opt2b                   10 millisecs     1%
    carry                   40 millisecs     4%
    opt2d                   10 millisecs     1%
    optimize                10 millisecs     1%
    schedule               140 millisecs    17%
    assemble                50 millisecs     6%
    Total time             810 millisecs
  Timing stats:
    init                    70 millisecs    38%
    upper                   50 millisecs    27%
    expand                  30 millisecs    16%
    carry                   10 millisecs     5%
    schedule                10 millisecs     5%
    assemble                10 millisecs     5%
    Total time             180 millisecs
  Timing stats:
    init                   110 millisecs    26%
    upper                   70 millisecs    17%
    expand                  20 millisecs     4%
    opt2c                   10 millisecs     2%
    carry                   70 millisecs    17%
    optimize                30 millisecs     7%
    schedule                60 millisecs    14%
    assemble                40 millisecs     9%
    Total time             410 millisecs
  Timing stats:
    init                   120 millisecs    52%
    upper                   70 millisecs    30%
    schedule                20 millisecs     8%
    assemble                20 millisecs     8%
    Total time             230 millisecs
  Timing stats:
    init                   210 millisecs    41%
    upper                  130 millisecs    25%
    expand                  10 millisecs     1%
    carry                   30 millisecs     5%
    optimize                10 millisecs     1%
    schedule                60 millisecs    11%
    assemble                60 millisecs    11%
    Total time             510 millisecs
  Timing stats:
    init                   400 millisecs    33%
    upper                  280 millisecs    23%
    expand                  50 millisecs     4%
    carry                  130 millisecs    10%
    opt2d                   20 millisecs     1%
    optimize                20 millisecs     1%
    schedule               220 millisecs    18%
    assemble                90 millisecs     7%
    Total time            1210 millisecs
  Timing stats:
    init                   200 millisecs    48%
    upper                  120 millisecs    29%
    expand                  20 millisecs     4%
    optimize                10 millisecs     2%
    schedule                50 millisecs    12%
    assemble                10 millisecs     2%
    Total time             410 millisecs
  Timing stats:
    init                   500 millisecs    40%
    upper                  340 millisecs    27%
    expand                  10 millisecs     0%
    carry                   50 millisecs     4%
    schedule               190 millisecs    15%
    assemble               140 millisecs    11%
    Total time            1230 millisecs
ar: creating /home/jenkins/cam_output/scratch/UWM_FHISTC_LTso_cam7_ne3pg3_gpu_no_silhs_larson-group_nvhpc/bld/lib/libatm.a